Design of a high gain and highly linear common-gate UWB mixer in K-band

Beigizadeh, Mohammad; Nabavi, Abdolreza

doi:10.1007/s10470-013-0132-9

Cited by 5 publications

(2 citation statements)

References 10 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…. T p − T 1 (11) The Fourier coefficient for the resulting first harmonic C 1 current is then represented by Equation (12) and Equation (13) for DC C 0 . Equation (12) defines C 1k when k is not equal to 1; when k equals 1 Equation ( 14) should be used.…”

Section: Lo Currentsmentioning

confidence: 99%

“…Most recent literature for downconversion transistor-based mixer analysis and design are focused on CMOS, mainly using the Gilbert Cell architecture, (for example [12] at 24 GHz), though these can have poor performance at mmWave frequencies [13]. The related circuit analytical design often focuses on noise reduction techniques, with examples at 3.1 GHz [14] and 5G 27.5 GHz-43.5 GHz [15].…”

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Predicting the Performance of a 26 GHz Transconductance Modulated Downconversion Mixer as a Function of LO Drive and DC Bias

Ball

2022

Electronics

View full text Add to dashboard Cite

The dependency of RF performance on the local oscillator (LO) drive amplitude and DC bias is an important topic for RF mixers, especially as carrier frequency increases and generation of RF power thus becomes more complex. The prediction of mixer performance, without initial reliance on full circuit simulations, can provide important insights. In this work, mathematical models without the prior use of circuit simulation are developed, leading to a strategy to predict the conversion gain (Gc), DC current, 1 dB input compression point (IP1dB) and third order input intercept point (IIP3) for a SiGe bipolar transistor transconductance mixer. The models show the possibility to trade-off LO RF power and DC bias to achieve a desired performance. The concepts allow a prediction of the necessary DC bias required to support a chosen LO level and desired conversion transconductance or linearity. The mathematical model results, circuit simulation results, and measured hardware results from a 26 GHz prototype of a single-ended mixer are presented and compared, showing good agreement. In a lab-measured example, LO power reduction from +10 dBm to +3 dBm resulted in only a 1 dB reduction in conversion gain, by modifying the DC bias as predicted. The peak conversion gain predicted by the models is within 2.0 dB of circuit simulation and 2.5 dB of measured PCB results. The RMS error for predicted DC current, compared to circuit simulation, is 1.9 mA or better.

show abstract