2019 IEEE International Conference on Electrical, Computer and Communication Technologies (ICECCT) 2019
DOI: 10.1109/icecct.2019.8869307
|View full text |Cite
|
Sign up to set email alerts
|

Design of an Area Efficient Braun Multiplier using High Speed Parallel Prefix Adder in Cadence

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(1 citation statement)
references
References 7 publications
0
1
0
Order By: Relevance
“…The conventional Braun multiplier will have ripple carry adder at the final addition stage. It is replaced by Kogge stone adder with 14T XOR and 12T XOR gate to decreases the delay [19].The multiplier like Braun multiplier, Vedic multiplier and Baugh Wooley multiplier using Kogge stone adder is implemented to optimist the delay. The Braun multiplier outperforms other multipliers in terms of throughput [20].…”
Section: Related Workmentioning
confidence: 99%
“…The conventional Braun multiplier will have ripple carry adder at the final addition stage. It is replaced by Kogge stone adder with 14T XOR and 12T XOR gate to decreases the delay [19].The multiplier like Braun multiplier, Vedic multiplier and Baugh Wooley multiplier using Kogge stone adder is implemented to optimist the delay. The Braun multiplier outperforms other multipliers in terms of throughput [20].…”
Section: Related Workmentioning
confidence: 99%