Design of CNFET based ternary comparator using grouping logic

Vudadha, Chetan; Phaneendra, P. Sai; Makkena, Goutham; Sreehari, V.; Muthukrishnan, N. Moorthy; Srinivas, M.B.

doi:10.1109/ftfc.2012.6231748

Cited by 13 publications

(2 citation statements)

References 14 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Unlike any other ternary circuits, VTC curve of TDecoder has two levels same as binary circuits because TDecoder is ternary to binary logic converters. The NM of proposed TDecoder is 280 mV, which is 9%, 12%, 18%, and 19% higher than [18], [2], [17], and [36] respectively.…”

Section: Comparison Of Tdecodersmentioning

confidence: 87%

See 1 more Smart Citation

Low power CNTFET-based ternary multiplier for digital signal processing applications

Chauhan,

Bansal

2024

Eng. Res. Express

View full text Add to dashboard Cite

Multiplication is a fundamental arithmetic process, although it necessitates more hardware resources. Researchers in advanced technology attempted to boost the speed and lower the power in digital signal processing applications by utilizing multipliers. The majority of digital signal processing applications demanded increased speed. In addition, ternary logic based on CNTFETs is a feasible alternative for Si-MOSFETs. The article proposes a ternary multiplier, which is designed using proposed ternary logical and combinational circuits that includes STI, TNAND, TNOR, and ternary decoder. The proposed and existing designs are simulated, compared, and analysed on the parameters of delay, average power, and noise using the HSPICE simulator. Therefore, the results show 10%, 81% and 81% improvement in delay, average power, and PDP respectively for proposed TMUL. The noise margin of the proposed TMUL is increased up to 54% over existing circuits. The proposed TDecoder, STI, TNAND, and TNOR are 95%, 97%, 81%, and 95% more energy efficient than existing designs, respectively.

show abstract

Section: Comparison Of Tdecodersmentioning

confidence: 87%

“…CNTFET based ternary circuits are power optimized in comparison with other technologies like Si-MOSFET or FinFET [35]. In [17,36], TDecoders are designed using both ternary and binary gates with only 10 transistors. Whereas the transistor count is increased to 16 using ternary gates only [2].…”

Section: Comparison Of Tdecodersmentioning

confidence: 99%