2011
DOI: 10.4028/www.scientific.net/amm.135-136.396
|View full text |Cite
|
Sign up to set email alerts
|

Design of Embedded Bio-Impedance Analyzer Based on Digital Auto Balancing Bridge Method

Abstract: This paper presented the design of a novel embedded bio-impedance analyzer based on digital auto-balancing bridge method. The hardware architecture of the system mainly consists of FPGA, ADC, DACs, USB controller and so on. Many DSP algorithms such as direct digital synthesis, digital phase sensitive demodulation, digital modulation and digital filter were implemented in FPGA to realize the auto balancing function of the bridge circuit. Simulation results show that the system has good performance from low freq… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

2012
2012
2017
2017

Publication Types

Select...
2
1
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(4 citation statements)
references
References 4 publications
0
4
0
Order By: Relevance
“…The main advantage of the system is that it is modular and can interface with more than one DABB circuits with minimal increase in system resources. In this work the system has been demonstrated for three multichannel measurements compared to single sensor measurements [6]. The system has been simulated successfully and has comparable performance to other FPGA based solutions [7,14].…”
Section: Resultsmentioning
confidence: 84%
See 2 more Smart Citations
“…The main advantage of the system is that it is modular and can interface with more than one DABB circuits with minimal increase in system resources. In this work the system has been demonstrated for three multichannel measurements compared to single sensor measurements [6]. The system has been simulated successfully and has comparable performance to other FPGA based solutions [7,14].…”
Section: Resultsmentioning
confidence: 84%
“…The size of control unit also is also expandable to handle the increased number of the ready signals coming from the BIS modules increases and the increased number of loops going through the BIS modules. In the current system, the 6-bit flags can support up to 2 6 or 64 BIS modules in total. Further expansion is also possible with code modifications of the flags to accommodate more than 64 BIS modules.…”
Section: System Expandabilitymentioning
confidence: 99%
See 1 more Smart Citation
“…Pspice simulations demonstrated a bandwidth of less than 1 MHz [20]. Recently a digital auto-balancing bridge-based BIS using a voltage source and extensive FPGA digital functions were developed to achieve good performance in simulation up to 10 MHz [21]. No measurement results or calibration methods for realistic stray impedance have been provided so far.…”
Section: Introductionmentioning
confidence: 99%