Design of High-Speed LVDS Data Communication Link Using FPGA

Shukla, Shubham; Chaudhari, Jitendra; Nayak, Rikin J; Mewada, Hiren

doi:10.1007/978-3-319-63645-0_1

Cited by 3 publications

(1 citation statement)

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The advancement in FPGA technology paved the path to a new field of software-hardware integration. Shukla et al (2017) proposed a communication link for FPGAs interconnection with a high baud rate. FPGAs have captured the field of diverse applications demanding high computation and power.…”

Section: Introductionmentioning

confidence: 99%

Hardware accelerated range Doppler algorithm for SAR data processing using Zynq processor

Mewada

Chaudhari

Patel

et al. 2020

Self Cite

View full text Add to dashboard Cite

Purpose Synthetic aperture radar (SAR) imaging is the most computational intensive algorithm and this makes its implementation challenging for real-time application. This paper aims to present the chirp-scaling algorithm (CSA) for real-time SAR applications, using advanced field programmable gate array (FPGA) processor. Design/methodology/approach A chirp signal is generated and compressed using range Doppler algorithm in MATAB for validation. Fast Fourier transform (FFT) and multiplication operations with complex data types are the major units requiring heavy computation. Therefore, hardware acceleration is proposed and implemented on NEON-FPGA processor using NE10 and CEPHES library. Findings The heuristic analysis of the algorithm using timing analysis and resource usage is presented. It has been observed that FFT execution time is reduced by 61% by boosting the performance of the algorithm and speed of multiplication operation has been doubled because of the optimization. Originality/value Very few literatures have presented the FPGA-based SAR imaging implementation, where analysis of windowing technique was a major interest. This is a unique approach to implement the SAR CSA using a hybrid approach of hardware–software integration on Zynq FPGA. The timing analysis propagates that it is suitable to use this model for real-time SAR applications.

show abstract

Section: Introductionmentioning

confidence: 99%

Hardware accelerated range Doppler algorithm for SAR data processing using Zynq processor

Mewada

Chaudhari

Patel

et al. 2020

Self Cite

View full text Add to dashboard Cite

show abstract

Research on synchronized multi-channel data acquisition technology for micro-vibration testing equipment

Zhang,

Li,

Zhang

et al. 2024

J. Phys.: Conf. Ser.

View full text Add to dashboard Cite

In response to the requirements of a satellite micro-vibration testing method, a multi-channel synchronous data acquisition system was designed based on FPGA. The system adopts a modular design philosophy, allowing flexible configuration of the number of acquisition channels by modifying program parameters and reconstructing hardware resources. Signal sampling is performed using high-precision Σ-Δ type ADCs with synchronization capabilities. The synchronization signals for each ADC and the clock signal for filters are uniformly generated by the FPGA, achieving mutual synchronization of multiple sampling channels. LVDS is chosen as the data interface to meet the bandwidth requirements. The host computer communicates with the hardware through the RS232 interface, sending control commands and retrieving LVDS-transmitted data through USB via an interface conversion circuit. The acquired data is displayed in real-time on the user interface in a graphical format. Test results indicate that the system successfully achieves the synchronous acquisition of analog voltage signals across multiple channels, making it suitable for the development of space payload equipment and ground testing devices.

show abstract

Data transmission subsystem interface converter for satellite AIT

Yao

2019

2019 14th IEEE International Conference on Electronic Measurement &Amp; Instruments (ICEMI)

View full text Add to dashboard Cite

Design of High-Speed LVDS Data Communication Link Using FPGA

Cited by 3 publications

References 5 publications

Hardware accelerated range Doppler algorithm for SAR data processing using Zynq processor

Hardware accelerated range Doppler algorithm for SAR data processing using Zynq processor

Research on synchronized multi-channel data acquisition technology for micro-vibration testing equipment

Data transmission subsystem interface converter for satellite AIT

Contact Info

Product

Resources

About