2020
DOI: 10.1109/tcsii.2020.2980531
|View full text |Cite
|
Sign up to set email alerts
|

Design of Power Efficient Posit Multiplier

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
17
0

Year Published

2020
2020
2022
2022

Publication Types

Select...
3
2
1
1

Relationship

1
6

Authors

Journals

citations
Cited by 33 publications
(17 citation statements)
references
References 7 publications
0
17
0
Order By: Relevance
“…The designs presented in [2], [4], and [7] are open-source but do not synthesize for exponent size zero while the design presented in [5] is not open-source. A power-efficient posit multiplier is presented in [12]. The authors in [12] present a scheme where they divide the fraction part of the multiplier into several chunks and use them efficiently resulting in 16% power efficiency over the base-line implementation.…”
Section: Related Workmentioning
confidence: 99%
See 1 more Smart Citation
“…The designs presented in [2], [4], and [7] are open-source but do not synthesize for exponent size zero while the design presented in [5] is not open-source. A power-efficient posit multiplier is presented in [12]. The authors in [12] present a scheme where they divide the fraction part of the multiplier into several chunks and use them efficiently resulting in 16% power efficiency over the base-line implementation.…”
Section: Related Workmentioning
confidence: 99%
“…A power-efficient posit multiplier is presented in [12]. The authors in [12] present a scheme where they divide the fraction part of the multiplier into several chunks and use them efficiently resulting in 16% power efficiency over the base-line implementation.…”
Section: Related Workmentioning
confidence: 99%
“…In order to use posits on a conventional processor, we developed for the Julia programming language (Bezanson et al, 2017) the posit emulator SoftPosit.jl (Klöwer & Giordano, 2019) as bindings for the C-based library SoftPosit (Leong, 2020). A standardized posit processor is not yet available, but current research focuses on hardware implementations (Chaurasiya et al, 2018;Chen et al, 2018;Glaser et al, 2017;van Dam et al, 2019;Zhang & Ko, 2020…”
Section: The Posit Number Formatmentioning
confidence: 99%
“…This format has been proven to match single precision accuracy performance with only 16 bits used for the representation [9,12,16,17,24]. Furthermore, the first hardware implementations of this novel type are very promising in terms of energy consumption and area occupation [10,20,28].…”
Section: Introductionmentioning
confidence: 99%