ESSDERC 2008 - 38th European Solid-State Device Research Conference 2008
DOI: 10.1109/essderc.2008.4681701
|View full text |Cite
|
Sign up to set email alerts
|

Design of rugged High Voltage high power P-channel silicon MOSFET for plasma applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2013
2013
2020
2020

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 1 publication
0
1
0
Order By: Relevance
“…However, the pLDMOS is desirable for high-side applications since it has the advantage of circuit simplification. [9][10][11] Unfortunately, conventional SOI pLDMOS (Con. SOI pLDMOS) at high-side operation suffers from handler wafer biasing, leading to a reduced BV , compared with the nLDMOS at low-side operation.…”
Section: Introductionmentioning
confidence: 99%
“…However, the pLDMOS is desirable for high-side applications since it has the advantage of circuit simplification. [9][10][11] Unfortunately, conventional SOI pLDMOS (Con. SOI pLDMOS) at high-side operation suffers from handler wafer biasing, leading to a reduced BV , compared with the nLDMOS at low-side operation.…”
Section: Introductionmentioning
confidence: 99%