2021 4th International Conference on Advanced Electronic Materials, Computers and Software Engineering (AEMCSE) 2021
DOI: 10.1109/aemcse51986.2021.00194
|View full text |Cite
|
Sign up to set email alerts
|

Design of Self-Refresh bitstream based on FPGA dynamic local reconfiguration

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2022
2022
2022
2022

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(2 citation statements)
references
References 0 publications
0
2
0
Order By: Relevance
“…An alternative option for bit-errors within configuration data exists [ 14 ]. This work utilizes dynamic-reconfiguration, similar to the previously mentioned work.…”
Section: High Performance Networkmentioning
confidence: 99%
See 1 more Smart Citation
“…An alternative option for bit-errors within configuration data exists [ 14 ]. This work utilizes dynamic-reconfiguration, similar to the previously mentioned work.…”
Section: High Performance Networkmentioning
confidence: 99%
“…This review will have importance to future designers who seek to further expand the abilities of reconfigurable hardware in the networking realm, including those interested in Single Event Effect (SEE) correction [ 13 , 14 ] and those interested in applications for partial reconfiguration [ 15 , 16 ]. Future research into FPGA networking capabilitiescan be expedited by reviewing the state-of-the-art works described within this paper.…”
Section: Introductionmentioning
confidence: 99%