Twenty-Fifth International Symposium on Fault-Tolerant Computing, 1995, ' Highlights From Twenty-Five Years'.
DOI: 10.1109/ftcsh.1995.532641
|View full text |Cite
|
Sign up to set email alerts
|

Design of Totally Self-Checking Check Circuits for M-out of-N Codes

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
52
0
2

Publication Types

Select...
5
2
2

Relationship

0
9

Authors

Journals

citations
Cited by 32 publications
(54 citation statements)
references
References 3 publications
0
52
0
2
Order By: Relevance
“…Implementation costs of multiple error codes in the range of four to eight bits has been found to rise rapidly. Even for the so-called unidirectional faults 4 , the implementation costs increase significantl and the computational delays increase with increasing word length.…”
Section: Appendix I Definition Of Baseline Processing Requirementsmentioning
confidence: 99%
See 1 more Smart Citation
“…Implementation costs of multiple error codes in the range of four to eight bits has been found to rise rapidly. Even for the so-called unidirectional faults 4 , the implementation costs increase significantl and the computational delays increase with increasing word length.…”
Section: Appendix I Definition Of Baseline Processing Requirementsmentioning
confidence: 99%
“…Constant weight and unordered codes have been suggested (2,3) for the design of totally self-checking circuits. These codes are used because the structure of the functional blocks and the assumed faults always lead to unidirectional errors (4). Unordered codes have the property that they can detect any unidirectional error.…”
Section: Interface Module Designmentioning
confidence: 99%
“…To guarantee system high reliability, similarly to checkers of selfchecking circuits (SCCs) [18], our monitor should check itself with respect to internal faults, and satisfy either the Totally Self-Checking (TSC) [18], or the Strongly Code-Disjoint (SCD) [20] property with respect to such faults. As usual with SCCs, we assume that faults occur one at a time, and that the time elapsing between two following faults is long enough to allow the application of all possible input codewords (i.e., the correct Vout value) [18].…”
Section: Self-checking Abilitymentioning
confidence: 99%
“…The following definitions can be used to describe a Totally Self-Checking (TSC) system [9][10][11][12].…”
Section: Totally Self-checking Property Of Sedc Circuitsmentioning
confidence: 99%