We perform a simulation-based analysis on the potential of emerging ferroelectric tunnel junctions (FTJ) as a memory device for crossbar arrays. Though FTJs are promising due to their low power switching characteristics compared to other emerging technologies, the greatest challenge for FTJs is the trade-off between integration density and read performance. Our analysis highlights the need to co-optimize the ferroelectric thickness of the FTJ and read/write voltages to achieve proper functionality at large array sizes. Our analysis shows that FTJbased crossbar achieves 93% higher sense margin at iso-read power of 116nW (per bit) but this FTJ design comes at cost of 9.28× higher write power at iso-write time of 250 ns. In response, we study the potential trade-offs of design points outside the feasible region to understand what device characteristics are desired overcome such challenges.