Designing High Speed Sequential Circuits by Quantum-Dot Cellular Automata: Memory Cell and Counter Study

Sheikhfaal, Shadi; Navi, Keivan; Angizi, Shaahin; Navin, Ahmad Habibizad

doi:10.1166/qm.2015.1192

Cited by 33 publications

(20 citation statements)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The proposed mod 4, mod 8 and mod 16 counters have achieved 41%, 44% and 45% improvements, respectively in term of consumed cells in comparison to the best results in [13]. In addition, the proposed mod 4, mod 8 and mod 16 counters have reduced the cost of area occupation by 15%, 25% and 33% as compared to best ones.…”

Section: Synchronous Counter Designmentioning

confidence: 85%

“…The same authors in [12] have designed n-bit synchronous counters based on JK flip-flops. In addition, another research has been fulfilled in [13] to present an optimized JK flip-flop for designing high speed counters. However, no implementation for QCA counters using T flip-flops has been reported in the literature, so far.…”

Section: A Review On Qca Counter Architecturementioning

confidence: 99%

“…In addition, the proposed mod 4, mod 8 and mod 16 counters have reduced the cost of area occupation by 15%, 25% and 33% as compared to best ones. It is noteworthy that the proposed circuits in [13] are implemented in more than one layer which is unsuitable according to the current fabrication process technology described in Section 2.…”

Section: Synchronous Counter Designmentioning

confidence: 99%

“…As a result, any optimization in its complexity and performance directly improves the performance of whole system. To date, lots of studies have been carried out by the researchers in designing efficient QCA memory cells, such as different structures for random access memory cell [10,11,15], well-optimized QCA architectures for flip-flops [13][14][15][16][17][18] and counter designs [12,13]. In addition, logical and arithmetical circuit designs have been extensively investigated in several studies [20][21][22][23][24]28,29].…”

Section: Introductionmentioning

confidence: 99%

See 3 more Smart Citations

Designing quantum-dot cellular automata counters with energy consumption analysis

Angizi

Moaiyeri

Farrokhi

et al. 2015

Microprocessors and Microsystems

Self Cite

View full text Add to dashboard Cite

Section: Synchronous Counter Designmentioning

confidence: 85%

Section: A Review On Qca Counter Architecturementioning

confidence: 99%

Section: Synchronous Counter Designmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

Designing quantum-dot cellular automata counters with energy consumption analysis

Angizi

Moaiyeri

Farrokhi

et al. 2015

Microprocessors and Microsystems

Self Cite

View full text Add to dashboard Cite

“…[9][10][11][12][13][14] On the other hand, several works have been done on sequential circuitry; hence,°ip-°ops have played a signi¯cant role in designing this type of circuits. [15][16][17][18][19][20][21][22][23][24][25][26][27] Although in literatures di®erent QCA°ip-°ops have been proposed, sequential structures have not been widely studied. The aim of this paper is to present two novel e±cient JK°ip-°ops for QCA implementation.…”

Section: Introductionmentioning

confidence: 99%

Design and Verification of New n-Bit Quantum-Dot Synchronous Counters Using Majority Function-Based JK Flip-Flops

Angizi

Sayedsalehi

Roohi

et al. 2015

J CIRCUIT SYST COMP

Self Cite

View full text Add to dashboard Cite

Quantum-dot Cellular Automata (QCA) is an attractive nanoelectronics paradigm which is widely advocated as a possible replacement of conventional CMOS technology. Designing memory cells is a very interesting¯eld of research in QCA domain. In this paper, we are going to propose novel nanotechnology-compatible designs based on the majority gate structures. In thē rst step, this objective is accomplished by QCA implementation of two well-organized JK°ip-°o p designs and in the second step; synchronous counters with di®erent sizes are presented as an application. To evaluate functional correctness of the proposed designs and compare with stateof-the-art, QCADesigner tool is employed. Fig. 2. (a) Four-phased clock signals of QCA and (b) Signal propagation in a QCA wire with respect to the clocking mechanism. Design and Veri¯cation of New n-Bit Quantum-Dot Synchronous Counters 1550153-3 J CIRCUIT SYST COMP Downloaded from www.worldscientific.com by NANYANG TECHNOLOGICAL UNIVERSITY on 08/22/15. For personal use only. (Output(tÀ1)), Output(tÀ1)) ¼ Not (Output(tÀ1)) Toggle Design and Veri¯cation of New n-Bit Quantum-Dot Synchronous Counters 1550153-9 J CIRCUIT SYST COMP Downloaded from www.worldscientific.com by NANYANG TECHNOLOGICAL UNIVERSITY on 08/22/15. For personal use only.

show abstract

Novel Low‐Latency T‐Latch with Minimum Number of Cells in QCA Technology

Gholami

Amirzadeh

2022

Advcd Theory and Sims

View full text Add to dashboard Cite

As an alternative to nanoelectronic devices, the quantum‐dot cellular automata (QCA) offer new opportunities to design high‐level algorithms and architectures. Using parallel processing, high speed, and low energy consumption, this emerging technology is very suitable and efficient for operational needs that require a large amount of computing and are often time consuming. In this paper, a new and optimal T‐latch design is introduced. The proposed latch structure has less occupied area and energy consumption than the existing implementation methods. In the proposed T‐latch the cell, area and energy consumption are reduced by 9.52%, 6.45%, and 19.67% compared to the best previous designs, respectively. Also, in this article, the T‐latch with reset and T‐latch with set/reset terminals are designed. Then, using the proposed T‐latch, various other latches are designed to ensure the correct operation of the designed T‐latch. Finally, to show that the proposed latch works properly in more complex circuits, they are used in the design of 1‐bit, 4‐bit, and n‐bit counters and the results of the simulations show the proper operation of the circuit. The proposed methods are simulated using the QCADesigner software and compared with other designs in terms of cell number, area, and energy consumption.

show abstract

Designing High Speed Sequential Circuits by Quantum-Dot Cellular Automata: Memory Cell and Counter Study

Cited by 33 publications

References 0 publications

Designing quantum-dot cellular automata counters with energy consumption analysis

Designing quantum-dot cellular automata counters with energy consumption analysis

Design and Verification of New n-Bit Quantum-Dot Synchronous Counters Using Majority Function-Based JK Flip-Flops

Novel Low‐Latency T‐Latch with Minimum Number of Cells in QCA Technology

Contact Info

Product

Resources

About