2008 First International Conference on Emerging Trends in Engineering and Technology 2008
DOI: 10.1109/icetet.2008.65
|View full text |Cite
|
Sign up to set email alerts
|

Designing QCA Delay-Insensitive Serial Adder

Abstract: Although QCA (Quantum Dot Cellular Automata) has been introduced as a new kind of technology for over a decade, it still continues to be so and its merits and flaws are yet under study for future practical use. One of the problems of this technology is the dependency of its circuit timing to its layout. An asynchronous design methodology for QCA has been offered to solve this problem. The proposed methodology uses NCL (Null Convention Logic) to approach this issue. Since asynchronous registers play an import… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
5
0

Year Published

2011
2011
2017
2017

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 6 publications
(5 citation statements)
references
References 25 publications
0
5
0
Order By: Relevance
“…As a matter of fact, using this layout the length of all the wires from every input to every output in terms of clock cycles is the same. Consequently signals are perfectly synchronized without the need of asynchronous protocols like widely discussed in [23] [25] [39] [21].…”
Section: Nml Background and Circuits Organizationmentioning
confidence: 99%
See 1 more Smart Citation
“…As a matter of fact, using this layout the length of all the wires from every input to every output in terms of clock cycles is the same. Consequently signals are perfectly synchronized without the need of asynchronous protocols like widely discussed in [23] [25] [39] [21].…”
Section: Nml Background and Circuits Organizationmentioning
confidence: 99%
“…The first issue is related to technological features that have a few consequences: i) circuits are intrinsically pipelined, ii) the pipeline depth is dictated by technology, and iii) the delay of a signal is counted in terms of number of clock cycles and depends on the circuit layout. This aspect has been baptized "layout=timing" [19], it is well known and several works and discussions on careful circuit layout have been carried on and circuit level solutions have been deeply analyzed [20] [21] [22] [23] [24] [25].…”
Section: Introductionmentioning
confidence: 99%
“…Other asynchronous implementations could fit this problem. We started this analysis from NCL considering that it was proposed in [7] as a promising solution, but that its benefits and aftereffects have not been established jet in terms of realistic performance. In NCL every signal is coded using two bits, that can assume two different values: DATA = 01 or 10 (that stand for a Boolean '0' and '1') and NULL = 00, while 11 is forbidden.…”
Section: Magnetic Qca Clock Systemmentioning
confidence: 99%
“…The number and the position of logic gates is constrained like in the standard digital circuits, and the same principles and automatic algorithms can then be adopted. A general NCL implementation applied to QCA circuits is proposed in [7], while a specific solution for magnetic circuits is presented in our work in [4] [5] and is the starting point for this work. The proposed system is thus a GALS one: Globally Asynchronous (the handshake protocol to allow information propagation) and Locally Synchronous (the clock system to enable information propagation).…”
Section: Introductionmentioning
confidence: 99%
“…Tabrizizadeh et al [30] 2008 A new QCA serial adder has been designed which is delayinsensitive QCA. The registers are used to control the flow of information within the circuit modules.…”
Section: Evolution Of Qca Addersmentioning
confidence: 99%