Proceedings of the 37th Conference on Design Automation - DAC '00 2000
DOI: 10.1145/337292.337526
|View full text |Cite
|
Sign up to set email alerts
|

Designing systems-on-chip using cores

Abstract: Leading-edge systems-on-chip (SoC) being designed today could reach 20 Million gates and 0.5 to 1 GHz operating frequency. In order to implement such systems, designers are increasingly relying on reuse of intellectual property (IP) blocks. Since IP blocks are pre-designed and pre-verified, the designer can concentrate on the complete system without having to worry about the correctness or performance of the individual components. That is the goal, in theory. In practice, assembling an SoC using IP blocks is s… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
21
0

Year Published

2001
2001
2014
2014

Publication Types

Select...
4
4
2

Relationship

0
10

Authors

Journals

citations
Cited by 56 publications
(21 citation statements)
references
References 5 publications
0
21
0
Order By: Relevance
“…A system usually has an embedded user interface as a form of software and encompasses many components inside, not only the hard-ware but also the software that constitutes the system [2]. Such a complicated entity can be handled only with computer-aided design…”
Section: Fig 1 Basic Block Diagrammentioning
confidence: 99%
“…A system usually has an embedded user interface as a form of software and encompasses many components inside, not only the hard-ware but also the software that constitutes the system [2]. Such a complicated entity can be handled only with computer-aided design…”
Section: Fig 1 Basic Block Diagrammentioning
confidence: 99%
“…In order to reduce design costs and time-to-market, systems are built by assembling pre-designed functional modules (processors, memory, dedicated hardware blocks), called IP (Intellectual Property) cores [1]. They can be reused from previous designs or acquired from third-party vendors.…”
Section: Introductionmentioning
confidence: 99%
“…But the cited research works have not yet established, or considered the re-use of design components at a high level design abstraction. Although there is a research work [6] on the re-use at the architecture level, the re-use at the system level design will be a major research issue towards the era of 65nm process technology, when a SoC will have more than 100 million transistors.…”
Section: Introductionmentioning
confidence: 99%