2019
DOI: 10.1088/2058-8585/ab4dcf
|View full text |Cite
|
Sign up to set email alerts
|

Detection and amplification of capacitance- and charge-based signals using printed electrolyte gated transistors with floating gates

Abstract: The electrolyte gated transistor with a floating gate (FGT) is a promising sensing platform for both chemical and biodetection applications due to its fast, label-free response, low voltage operation, and simple fabrication by printing and conventional lithography. We present here a unified framework for understanding how FGTs measure changes in interfacial capacitance and surface charge, using selfassembled monolayers (SAMs) on the FGT detection area as model systems. The capacitance measurements take advanta… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2

Citation Types

0
15
1

Year Published

2020
2020
2024
2024

Publication Types

Select...
5

Relationship

2
3

Authors

Journals

citations
Cited by 6 publications
(16 citation statements)
references
References 31 publications
0
15
1
Order By: Relevance
“…Second, in the linear transistor regime, the inverter circuit operates at a very small bias, V S − V OUT . The current inferred from eq 1 is low and plateaus at very negative gate voltages, inconsistent with previous observations of a clear linear transistor regime when operating at a constant bias of −0.5 V. 21 We posit that the inability to capture the fully on state arises from nonidealities in the printed, electrolyte-gated organic transistor. If so, applying our model to a conventional solid-state FET should provide better agreement.…”
Section: ■ Modelingcontrasting
confidence: 85%
See 4 more Smart Citations
“…Second, in the linear transistor regime, the inverter circuit operates at a very small bias, V S − V OUT . The current inferred from eq 1 is low and plateaus at very negative gate voltages, inconsistent with previous observations of a clear linear transistor regime when operating at a constant bias of −0.5 V. 21 We posit that the inability to capture the fully on state arises from nonidealities in the printed, electrolyte-gated organic transistor. If so, applying our model to a conventional solid-state FET should provide better agreement.…”
Section: ■ Modelingcontrasting
confidence: 85%
“…Figure 2a presents the published EGT data 21 where FG1 is 150× the channel area; Figure S1 provides new data where FG1 is 10,000× the channel area. The EGT response is fit to the model for −0.45 V < V G < −0.1 V while fixing V DD = −0.5 V and ϕ = 0 V. In the fit, we map V 0 to C i using the dimensions of the printed film (W and L) and a mobility μ = 0.4 cm 2 /V s. 40 Rather than using V T and κ EGT for the fitting, we use these 2 degrees of freedom to iteratively fit Figures 2a and S1 to obtain the ion-gel−gold specific capacitance and ion-gel− P3HT specific capacitance.…”
Section: ■ Modelingmentioning
confidence: 99%
See 3 more Smart Citations