2016 IEEE 66th Electronic Components and Technology Conference (ECTC) 2016
DOI: 10.1109/ectc.2016.203
|View full text |Cite
|
Sign up to set email alerts
|

Development of High Density Fan Out Wafer Level Package (HD FOWLP) with Multi-layer Fine Pitch RDL for Mobile Applications

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
6
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
5
4

Relationship

0
9

Authors

Journals

citations
Cited by 98 publications
(6 citation statements)
references
References 9 publications
0
6
0
Order By: Relevance
“…The unique feature of the tall Cu pillar allowed for the design of AiP to satisfy the wide bandwidth characteristic, making it ideal for highly integrated 5G mm-Wave scenarios. In [21], TMV was created using wire bonding, which was evaluated for an ultra-thin package-on-package (PoP) application. The use of vertical Cu wire bonding was cost-effective, as it eliminates many process steps, such as a thick PR coating and Cu plating.…”
Section: Process Of Tmv-embedded Fowlpmentioning
confidence: 99%
See 1 more Smart Citation
“…The unique feature of the tall Cu pillar allowed for the design of AiP to satisfy the wide bandwidth characteristic, making it ideal for highly integrated 5G mm-Wave scenarios. In [21], TMV was created using wire bonding, which was evaluated for an ultra-thin package-on-package (PoP) application. The use of vertical Cu wire bonding was cost-effective, as it eliminates many process steps, such as a thick PR coating and Cu plating.…”
Section: Process Of Tmv-embedded Fowlpmentioning
confidence: 99%
“…This innovative approach eliminated the need for a laminate substrate and instead utilized Cu redistribution layers (RDLs) [20]. Among these aforementioned technologies, FOWLP emerged as an impressive candidate in AiP due to its low structure profile, compact size, and high I/O density [21]. FOWLP eliminated the need for traditional wire bonding or flip chip interconnects, enabling more direct and compact integration of the antenna and RF chip.…”
Section: Introductionmentioning
confidence: 99%
“…For other chip-last or RDL-first potential applications, see Refs. [93][94][95][96][97][98][99][100][101][102][103].…”
Section: Chip-last or Rdl-first Processmentioning
confidence: 99%
“…Meanwhile, Rao et al introduced the RDL-First Fan-Out Wafer Level Packaging (FOWLP) strategy. This innovative approach not only facilitates the scaling of redistribution layers (RDL) but also effectively addresses challenges associated with die shift, die protrusion, and warpage, overcoming issues found in traditional FOWLP methodologies [7].…”
Section: Introductionmentioning
confidence: 99%