2004 Proceedings. 54th Electronic Components and Technology Conference (IEEE Cat. No.04CH37546)
DOI: 10.1109/ectc.2004.1319329
|View full text |Cite
|
Sign up to set email alerts
|

Development on wafer level anisotropic conductive film for flip-chip interconnection

Abstract: With the fast growth of multimedia, the packaging has to satisfy high interconnection density, high data throughput, miniaturization, easy thermal management and reliability need

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
8
0

Publication Types

Select...
6
1
1

Relationship

0
8

Authors

Journals

citations
Cited by 17 publications
(8 citation statements)
references
References 4 publications
0
8
0
Order By: Relevance
“…All processing steps are performed at a wafer level resulting in reducing materials and processing cost. WLPs are suitable for further miniaturization and lower cost fabrication of electronic packages [1][2][3].…”
Section: Wafer-level Aca Technologymentioning
confidence: 99%
“…All processing steps are performed at a wafer level resulting in reducing materials and processing cost. WLPs are suitable for further miniaturization and lower cost fabrication of electronic packages [1][2][3].…”
Section: Wafer-level Aca Technologymentioning
confidence: 99%
“…Even with the appealing feature, the technology is currently still unable to fully solve the reliability issue [5] due to its lack of structural compliance to adapt to the expansion of the NCA/NCF at elevated temperature. Other possible solutions include the use of high aspect-ratio metal posts or flakes instead of conductive particles [6], [7]. Unfortunately, there are also some technical limitations on these two technologies.…”
Section: Introductionmentioning
confidence: 98%
“…To address such requirements and based on "smart layer" CEA-LETI patent, we have developed ultra low cost wafer level via filling and interconnection using conductive polymer. This technology presents many advantages compared to through silicon vias (TSV) and wafer level interconnections for deep vias (>300µm) as presented in [5], [6]. Fig.…”
Section: Introductionmentioning
confidence: 99%