2022
DOI: 10.1016/j.mne.2022.100114
|View full text |Cite
|
Sign up to set email alerts
|

Device fabrication for investigating Maxwell's Demon at room-temperature using double quantum dot transistors in silicon

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
5
0

Year Published

2022
2022
2024
2024

Publication Types

Select...
7

Relationship

2
5

Authors

Journals

citations
Cited by 10 publications
(5 citation statements)
references
References 12 publications
0
5
0
Order By: Relevance
“…Not long ago, Szilard's thought experiment was realized in the laboratory by Koski et al [36]. Also, the quantum thermodynamics experiments based on quantum dots by Durrani et al [37], Abualnaja et al [38] and those based on nuclear magnetic resonance by Vieira et al [39] confirm Szilard's results, including the value k ln 2.…”
Section: A Smallest Entropy Value?mentioning
confidence: 71%
“…Not long ago, Szilard's thought experiment was realized in the laboratory by Koski et al [36]. Also, the quantum thermodynamics experiments based on quantum dots by Durrani et al [37], Abualnaja et al [38] and those based on nuclear magnetic resonance by Vieira et al [39] confirm Szilard's results, including the value k ln 2.…”
Section: A Smallest Entropy Value?mentioning
confidence: 71%
“…Source, drain, and two gate (G1, G2) terminals are defined, isolated from each other by etched trenches (figure 3(C(II)). Further details of the fabrication process may be found in our previous work [65]. Finally, a 'geometric oxidation' process is used to oxidise completely only the ∼10 nm scale point contact region between source and drain, creating dopant atom QDs in a SiO 2 tunnel barrier at the point contact (figure 3(C(III))).…”
Section: Materials and Methodologymentioning
confidence: 99%
“…Figure 1(b) shows schematically the device into the BOx layer, for trench isolation of the PC (figures 1(b)-(ii), (iii)). Geometric oxidation [13] is used to fully oxidise the PC region, isolating phosphorus (P) dopant atoms in the oxide, with the complete device structure shown in figures 1(b)-(iv). Single-electron charging of the QDs and the drain-PC-source current paths can be tuned by the side-gate voltages.…”
Section: Device Fabrication and Characterisationmentioning
confidence: 99%
“…Room temperature (RT) point-contact (PC) single electron transistors (SETs) in silicon [1,2] provide a means to control charge at the one electron level. These devices are of great interest for applications in 'beyond CMOS' nanoelectronics [3,4], such as in memory and logic [5][6][7][8], quantum computation [9,10], single molecule sensing [11], and in probing the fundamental nature of charge and energy transfer [12,13].…”
Section: Introductionmentioning
confidence: 99%