Devising Simulink Optical Encoder Pulse Manipulation and its Evaluation

Mohan, Karthik; Johnson, Naveena

doi:10.1109/isda.2012.6416612

Cited by 3 publications

(5 citation statements)

References 4 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Angular velocity estimates of HDL as well as Simulink model [1] have been compared with the actual velocity is furnished in Table I. Over the range from low angular velocity towards high, RTL Model exhibited more accuracy.…”

Section: Resultsmentioning

confidence: 99%

“…The first block in the figure 1 attempts to mathematically model incremental encoder in MATLAB Simulink® [1] such that when numerical angular values of displacement, resolution and velocity are provided, it should produce two output pulse trains that are quadrature in nature i.e., the model is expected to be a replica of the physical incremental encoder. The two generated pulse trains are then utilized to realize the velocity evaluation core in MATLAB Simulink® resulting in a software model for velocity evaluation [1].…”

Section: Iidesign Methodologymentioning

confidence: 99%

“…The two generated pulse trains are then utilized to realize the velocity evaluation core in MATLAB Simulink® resulting in a software model for velocity evaluation [1]. The second half of the work aims to realize the velocity evaluation core in RTL model.…”

Section: Iidesign Methodologymentioning

confidence: 99%

“…The mathematical computation of instantaneous velocity is done by (1). The angular position estimation is realized by using the equation shown in (2).…”

Section: B Adaptive Velocity Parameters Evaluationmentioning

confidence: 99%

See 3 more Smart Citations

Design and characterisation of FPGA based angular accelerometer

Mohan

Johnson

2014

2014 International Conference on Green Computing Communication and Electrical Engineering (ICGCCEE)

Self Cite

View full text Add to dashboard Cite

The increasing gap between design productivity and chip complexity, and emerging systems-on-achip (SoC) have led to the wide utilization of reusable intellectual property (IP) cores. Educators' responsibility is to provide future generations of SoC architects with knowledge necessary for successful design and use of IP cores, and to offer them a system perspective including both hardware and software. One such proposal is to design an accelerometer IP core for advanced control applications such as robust motion control, servomotor or robotic applications. There are a lot of strong demands on motion control systems, with reasonable resolution and accuracy. The performance of such motion control systems can be greatly enhanced by including some form of velocity or acceleration feedback. An accurate and rapid velocity measurement is vital for high-performance acceleration control. The functionality of the system core is coded in Verilog HDL, mapped onto architecture, simulated, synthesized and implemented on FPGA and tested. The performance evaluation and validation of the developed core can also be done by comparison with a software model realized using Matlab Simulink. The velocity estimates of RTL model can be further improved by considering some factors affecting accuracy, resolution and range of velocity measurements. This validated velocity signals are used to compute the acceleration of the moving object using simple differentiation technique without accumulated quantization errors.

show abstract

Section: Resultsmentioning

confidence: 99%

Section: Iidesign Methodologymentioning

confidence: 99%

Section: Iidesign Methodologymentioning

confidence: 99%

“…The mathematical computation of instantaneous velocity is done by (1). The angular position estimation is realized by using the equation shown in (2).…”

Section: B Adaptive Velocity Parameters Evaluationmentioning

confidence: 99%

See 2 more Smart Citations

Design and characterisation of FPGA based angular accelerometer

Mohan

Johnson

2014

2014 International Conference on Green Computing Communication and Electrical Engineering (ICGCCEE)

Self Cite

View full text Add to dashboard Cite

show abstract

“…The objectives of the present research are to determine the behavior of a nonideal encoder and analytically model it. Although synchronized pulse counting eliminates quantization error [8,9], the nonidealities of the incremental encoder can cause fluctuations of the measured speed in steady state conditions [10]. One of the most common nonidealities of the incremental encoder is misalignment and discrepancy of the gap intervals on the encoder's disk due to mechanical errors.…”

Section: Introductionmentioning

confidence: 99%

An implementable approach in order to model a nonideal incremental encoder in speed measurement studies

Maaref¹,

Rezazadeh²

2015

Turk J Elec Eng & Comp Sci

View full text Add to dashboard Cite

Abstract:Incremental encoders have attracted significant attention to measure motor speed worldwide. Due to the advantages of incremental encoders a noticeable percentage of Servo system drives have been built based on these sensors.The nonideality of encoders, especially mechanical misalignments, is one of their most important problems, affecting the precision of calculations. In the current paper we present an analytical formula to model the nonideal incremental encoder and calculate both the frequency and magnitude of vibrations due to this nonideality. Moreover, a nonideality identity parameter of the encoder is defined. This parameter can be used for quality assurance purposes. Moreover, it is possible to design flexible filters for measured speed based on this parameter, especially in low resolution encoders. The simulation and experimental results corroborate the precision of the proposed method in a wide range of speeds.

show abstract