Proceedings of the 2003 Conference on Asia South Pacific Design Automation - ASPDAC 2003
DOI: 10.1145/1119772.1119942
|View full text |Cite
|
Sign up to set email alerts
|

DFT timing design methodology for at-speed BIST

Abstract: Logic BIST is well known as an effective method for low cost testing. However, it is difficult to realize at-speed testing, as it requires a deliberate timing design in regard to logic design and layout of the chip. This paper presents a timing design methodology for at-speed BIST, using a multiple-clock domain scheme. Some experimental test results of large industrial designs using our custom tool "Singen", will also be shown.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2005
2005
2005
2005

Publication Types

Select...
2

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
references
References 17 publications
0
0
0
Order By: Relevance