Digital Design of Signal Processing Systems

Khan, Shoab Ahmed

doi:10.1002/9780470974681

Cited by 54 publications

(27 citation statements)

References 0 publications

Supporting

Mentioning

Contrasting

Unclassified

Order By: Relevance

“…Doppler signals are generally above 1 kHz, which is audible, so audio signals from medium-PRF systems can be used for passive target classification. [4] Windowing: Ringing artifacts pose a problem with search, detection, and ambiguity resolution in pulse-Doppler radar. Ringing is reduced in two ways.…”

Section: Velocity Resolutionmentioning

confidence: 99%

Performance Analysis of Range and Doppler Information for Better (S/N) Signal to Noise Ratio Using Pulse Doppler Radar

S¹,

Dhupam²,

Odugu³

2015

jtasr

View full text Add to dashboard Cite

Section: Velocity Resolutionmentioning

confidence: 99%

Performance Analysis of Range and Doppler Information for Better (S/N) Signal to Noise Ratio Using Pulse Doppler Radar

S¹,

Dhupam²,

Odugu³

2015

jtasr

View full text Add to dashboard Cite

“…The datapath unit consists of computational resources e.g. ALUs and storage registers, logic for moving data through the system between the computation units and the internal registers, and to and from the external environment [13], [14]. However, the datapath design of HDB3 decoder is very simple and contains only a single 11-bit shift register Shift_Reg and a few gates as clear from Fig.…”

Section: A Datapath Unit Designmentioning

confidence: 99%

An Efficient FPGA Based HDB3 Decoding System Using Direct Digital Synthesis

Ali¹,

Ahmed²

2013

IJFCC

View full text Add to dashboard Cite

Abstract-The proposed design of HDB3 decoding system using FPGA implementation offers an efficient and unfailing decoding at receiving end by sustaining clock data recovery using Direct Digital Synthesis (DDS). The system captures E1/T1 HDB3 encoded tertiary level stream at input, converts it into binary level symbols, FPGA IO reconcilable, and decode and transforms it into synchronized NRZ output. The receiver end of FPGA based HDB3 decoding system has never been implemented using clock data recovery. The resource efficient implementation and synthesis outcome illustrate that the design of HDB3 decoder is very simple and fault tolerant and its ASIC design can easily be surrogate by the proposed idea.Index Terms-AMI, clock data recovery, decoder, direct digital synthesis, E1, FPGA, HDB3, NRZ, T1

show abstract

“…For effective implementation of computationally intensive applications having non standard algorithms, the designer may find that mapping the entire application on FPGAs is the only option. Moreover FPGAs offer design reuse, and better performance than a software solution mapped on a DSP [9]. In reconfigured systems, FPGAs provide custom hardware solutions in many high bandwidth signal processing applications.…”

Section: Introductionmentioning

confidence: 99%

FPGA Implementation of Higher Order FIR Filter

Singh¹,

Prakash

2017

IJECE

View full text Add to dashboard Cite

The digital Finite-Impulse-Response (FIR) filters are mainly employed in digital signal processing applications. The main components of digital FIR filters designed on FPGAs are the register bank to save the samples of signals, adder to implement sum operations and multiplier for multiplication of filter coefficients to signal samples. Although, design and implementation of digital FIR filters seem simple but the design bottleneck is multiplier block for speed, power consumption and FPGA chip area occupation. The multipliers are an integral part in FIR structures and these use a large part of the chip area. This limits the number of processing elements (PE) available on the chip to realize a higher order of filter. A model is developed in the Matlab/Simulink environment to investigate the performance of the desired higher order FIR filter. An equivalent FIR filter representation is designed by the Xilinx FIR Compiler by using the exported FIR filter coefficients. The Xilinx implementation flow is completed with the help of Xilinx ISE 14.5. It is observed how the use of higher order FIR filter impacts the resource utilization of the FPGA and it's the maximum operating frequency. Keyword:Fir filter FPGA Higher order fir filter Xilinx

show abstract

Digital Design of Signal Processing Systems

Cited by 54 publications

References 0 publications

Performance Analysis of Range and Doppler Information for Better (S/N) Signal to Noise Ratio Using Pulse Doppler Radar

Performance Analysis of Range and Doppler Information for Better (S/N) Signal to Noise Ratio Using Pulse Doppler Radar

An Efficient FPGA Based HDB3 Decoding System Using Direct Digital Synthesis

FPGA Implementation of Higher Order FIR Filter

Contact Info

Product

Resources

About