Digital Phase Lock Loops

Al-Araji, Saleh R.; Hussain, Zahir M.; Al‐Qutayri, Mahmoud

doi:10.1007/978-0-387-32864-5

Cited by 56 publications

(27 citation statements)

References 0 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In this paper, a new digital circuit topology for synchronising a single-phase wind turbine generator with the grid is presented. The circuit which is based on the time delay digital tanlock loop (TDTL) [10,11] not only synchronises a WTG to the grid, but also re-establishes synchronization whenever it is lost such as after a sudden perturbation in the phase of the grid voltage. Essentially, the circuit consists of two TDTL loops as depicted in Fig.…”

Section: Introductionmentioning

confidence: 99%

Synchronization of a single-phase wind energy generator with the low-voltage utility grid

Anani¹,

Al-Ali²,

Ponnapalli³

et al. 2024

RE&PQJ

View full text Add to dashboard Cite

Abstract. This paper presents a new circuit topology of a phase-locked loop that can be used for synchronising a singlephase wind turbine generator (WTG) with the low voltage utility grid. The circuit is based on the time-delay digital tanlock loop (TDTL) architecture and was modelled and simulated using Simulink/MATLAB. The results presented demonstrate the ability of the circuit not only to synchronise a WTG with the grid, but also to re-gain synchronization following a sudden disturbance in the grid voltage. The simulated disturbances included a ramp and a multi-step change in the phase of the grid voltage waveform.

show abstract

Section: Introductionmentioning

confidence: 99%

Synchronization of a single-phase wind energy generator with the low-voltage utility grid

Anani¹,

Al-Ali²,

Ponnapalli³

et al. 2024

RE&PQJ

View full text Add to dashboard Cite

show abstract

“…This mode of operation is an approach to circumvent the absence of an absolute reference clock in non-synchronized autonomous networks of oscillators. The main characteristic of SS-PLLs, as opposed to classical ones [4], is that their dynamics are governed by two linear equations (as opposed to only one in the classical case), depending on whether the local clock is lagging or leading. It is not possible to use the tools of linear analysis to determine whether an SS-PLL is stable (and, hence, synchronizes) or not.…”

Section: Introductionmentioning

confidence: 99%

“…, the PQLF approach can be used, because, by construction, the system can only stay for one time-step in 2 S (and in 4 S ). The matrix inequalities can be solved with Matlab.…”

mentioning

confidence: 99%

Determination of the behaviour of self-sampled digital phase-locked loops

Akre

Jerome

Olaru

et al. 2010

2010 53rd IEEE International Midwest Symposium on Circuits and Systems

View full text Add to dashboard Cite

Abstract-This paper deals with the stability of so-called "selfsampled" digital phase-locked-loops (PLLs). These systems are meant to be used as the nodes of autonomous clock distribution networks, where clock signals are locally generated in each node and each node is synchronized with its neighbours. Despite the absence of an absolute reference clock, it is possible to use the local irregular clock to trigger the operations of the digital loop filter. In this paper, we show that, in this mode of operation, PLLs can be modeled as autonomous piecewise-linear systems. We investigate what filter coefficients to choose in order to ensure stability and, hence synchronization. Two methods are explored, the first based on transient simulations, the second on linear matrix inequalities. It is shown that the second method yields much more conservative results than the first but that it cannot apply to all design options of self-sampled PLLs.

show abstract

“…1 are realized with electronic logic circuits [14]. The phase detector in ADPLLs typically generates N -bit numbers representing the phase shift between the input and output signals.…”

Section: Designing a Boolean Phase Oscillatormentioning

confidence: 99%

Synchronization of coupled Boolean phase oscillators

2014

View full text Add to dashboard Cite

We design, characterize, and couple Boolean phase oscillators that include state-dependent feedback delay. The state-dependent delay allows us to realize an adjustable coupling strength, even though only Boolean signals are exchanged. Specifically, increasing the coupling strength via the range of state-dependent delay leads to larger locking ranges in uni-and bi-directional coupling of oscillators in both experiment and numerical simulation with a piecewise switching model. In the unidirectional coupling scheme, we unveil asymmetric triangular-shaped locking regions (Arnold tongues) that appear at multiples of the natural frequency of the oscillators. This extends observations of a single locking region reported in previous studies. In the bidirectional coupling scheme, we map out a symmetric locking region in the parameter space of frequency detuning and coupling strength. Because of large scalability of our setup, our observations constitute a first step towards realizing large-scale networks of coupled oscillators to address fundamental questions on the dynamical properties of networks in a new experimental setting.

show abstract

Digital Phase Lock Loops

Cited by 56 publications

References 0 publications

Synchronization of a single-phase wind energy generator with the low-voltage utility grid

Synchronization of a single-phase wind energy generator with the low-voltage utility grid

Determination of the behaviour of self-sampled digital phase-locked loops

Synchronization of coupled Boolean phase oscillators

Contact Info

Product

Resources

About