Hardware Accelerators in Data Centers 2018
DOI: 10.1007/978-3-319-92792-3_3
|View full text |Cite
|
Sign up to set email alerts
|

dReDBox: A Disaggregated Architectural Perspective for Data Centers

Abstract: Data centers are currently constructed with fixed blocks (blades); the hard boundaries of this approach lead to suboptimal utilization of resources and increased energy requirements. The dReDBox (disaggregated Recursive Datacenter in a Box) project addresses the problem of fixed resource proportionality in next-generation, low-power data centers by proposing a paradigm shift toward finer resource allocation granularity, where the unit is the function block rather than the mainboard tray. This introduces variou… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2019
2019
2023
2023

Publication Types

Select...
5
1
1

Relationship

0
7

Authors

Journals

citations
Cited by 7 publications
(3 citation statements)
references
References 18 publications
0
3
0
Order By: Relevance
“…We felt that approximation of the memory request cycle is good enough to quickly study the performance of large-scale systems where memory is the main concern, for which we integrate a cycle-accurate memory simulator. We further modify the base tool to support multi-threaded workloads, over which instrumentation is performed at instruction-level granularity to collect LLC misses, as done by [31]. A single trace is produced by merging the cache misses of all the cores sorted by their time stamps.…”
Section: Simulator Designmentioning
confidence: 99%
See 1 more Smart Citation
“…We felt that approximation of the memory request cycle is good enough to quickly study the performance of large-scale systems where memory is the main concern, for which we integrate a cycle-accurate memory simulator. We further modify the base tool to support multi-threaded workloads, over which instrumentation is performed at instruction-level granularity to collect LLC misses, as done by [31]. A single trace is produced by merging the cache misses of all the cores sorted by their time stamps.…”
Section: Simulator Designmentioning
confidence: 99%
“…For every page fault, it allocates a new page in either local or remote memory based on the allocation policy. All the memory accesses get divided among local and remote memory addresses as per their page location in the address space, rather than using a static approach as in [2,20,31]. The global memory manager is also simulated to serve the remote memory requests from the compute nodes.…”
Section: Simulator Designmentioning
confidence: 99%
“…Setting & Problem Statement. Modern data centers enable disaggregated execution (e.g., dReDBox project [39,40]) to improve the performance of computation by using domainspecific accelerators (DSA) such as GPUs, ML/AI accelerators, storage accelerators [41], and smart NICs [42]. Fig.…”
Section: Motivationmentioning
confidence: 99%