Comprehensive Microsystems 2008
DOI: 10.1016/b978-044452190-3.00009-4
|View full text |Cite
|
Sign up to set email alerts
|

Dry Etching

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

0
21
0
1

Year Published

2020
2020
2024
2024

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 22 publications
(22 citation statements)
references
References 36 publications
0
21
0
1
Order By: Relevance
“…The C – V results do not show a substantial increase, which indicates that the anneal does not induce any parasitic capacitance. The apparent reduction of capacitance at a reverse bias of -5 V can be attributed to the high-temperature conformal sidewall doping that passivates surface states generated by the aggressive vertical etching. ,, This post backfilling annealing process is utilized for each of the filling techniques described in this paper to alleviate the generation of these surface states, noise generators, and recombination sites. Figure a shows the absolute thermal neutron detection spectra for the three backfilling methods.…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…The C – V results do not show a substantial increase, which indicates that the anneal does not induce any parasitic capacitance. The apparent reduction of capacitance at a reverse bias of -5 V can be attributed to the high-temperature conformal sidewall doping that passivates surface states generated by the aggressive vertical etching. ,, This post backfilling annealing process is utilized for each of the filling techniques described in this paper to alleviate the generation of these surface states, noise generators, and recombination sites. Figure a shows the absolute thermal neutron detection spectra for the three backfilling methods.…”
Section: Resultsmentioning
confidence: 99%
“…After trench patterning, a deep silicon etch (DSE) with SF 6 and C 4 F 8 gases at a temperature of 180 °C is used for the silicon. This etching process is known as the Bosch process where the alternating gases provide the gaseous etchant and passivation pulses to allow uniform columnar Si etching Figure shows a schematic of the fabrication process within the diode area and how the Si trenches are generated from the metallized contact and AlSi hard mask.…”
Section: Methodsmentioning
confidence: 99%
“…Figure B shows a sketch of the fabrication procedure, while SI Figure S2 introduces the process cycle in further detail. A standard two step Bosch process was expanded by an intermittent step to allow for higher controllability during the etching procedure and to permit the reliable fabrication of high aspect ratio structures with minimal variations in etch angles as necessary during the application of nanoscale masks . Accordingly, the custom-designed etch cycle consisted of the following three steps: (I) deposition of a C 4 F 8 protective layer covering the bottom and the sidewalls of the pores, (II) removal of the protective layer on the bottom of the pores through primarily physical etching (anisotropic) based on accelerated ions using SF 6 , and (III) combined chemical (isotropic) and physical etching of the protective layer on the sidewalls and the exposed silicon substrate at the bottom of the pores with SF 6 .…”
Section: Resultsmentioning
confidence: 99%
“…The TDM process consisted of a deposition step for passivation of polymeric species to the feature surface and a spontaneous etching step by F radical-based etching. In the above model, the etching step was divided into the polymer removal stage at the initial etching step and the isotropic etching stage similar to the BOSCH process . By adjusting the process step time, ARDE was controlled by finding the balance of passivation thickness and etched depth.…”
Section: Introductionmentioning
confidence: 99%