2002
DOI: 10.1007/3-540-46117-5_19
|View full text |Cite
|
Sign up to set email alerts
|

Dynamic Reconfiguration in Mobile Systems

Abstract: Dynamically reconfigurable systems have the potential of realising efficient systems as well as providing adaptability to changing system requirements. Such systems are suitable for future mobile multimedia systems that have limited battery resources, must handle diverse data types, and must operate in dynamic application and communication environments. We propose an approach in which reconfiguration is applied dynamically at various levels of a mobile system, whereas traditionally, reconfigurable systems main… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
15
0
1

Year Published

2003
2003
2010
2010

Publication Types

Select...
5
4
1

Relationship

2
8

Authors

Journals

citations
Cited by 34 publications
(16 citation statements)
references
References 4 publications
0
15
0
1
Order By: Relevance
“…By using customized clustered structure, it achieves better performance than DAPDNA-2 in several tasks for wireless LAN. A RAKE receiver [38] and OFDM receiver [39] have been implemented using coarse grain dynamically reconfigurable processors. An adaptive Viterbi-decoder [40] was implemented on DRP-1 that can change its structure depending on the S/N (Signal/Noise) ratio to optimize the power consumption.…”
Section: Application To Wireless Communicationmentioning
confidence: 99%
“…By using customized clustered structure, it achieves better performance than DAPDNA-2 in several tasks for wireless LAN. A RAKE receiver [38] and OFDM receiver [39] have been implemented using coarse grain dynamically reconfigurable processors. An adaptive Viterbi-decoder [40] was implemented on DRP-1 that can change its structure depending on the S/N (Signal/Noise) ratio to optimize the power consumption.…”
Section: Application To Wireless Communicationmentioning
confidence: 99%
“…In this approach, the FPGA is employed as a coprocessor to speed up computationally intensive loops, and the configurable logic fabric in the FPGA is used to support combinational circuits. In [9,4], another kind of heterogeneous platform is targeted. This type of platform consists of a processor, bit-level reconfigurable part (FPGA), and word-level reconfigurable part, called Field Programmable Function Array (FPFA) tiles.…”
Section: Introductionmentioning
confidence: 99%
“…In recent years, dynamically reconfigurable devices have attracted much attention because of their high-speed processing and flexible properties in embedded systems [11] [3]. Recent dynamically reconfigurable processors, such as DRP [7], DAPDNA [4], XPP [8], and D-Fabrix [1], consist of coarse-grained processing elements (PEs) and distributed memory modules.…”
Section: Introductionmentioning
confidence: 99%