Dynamic, Tagless Cache Coherence Architecture in Chip Multiprocessor

Lou, Mian; Xiao, Jiang

doi:10.1007/978-3-642-54924-3_19

Cited by 2 publications

(2 citation statements)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Edge caching caches network content to routers close to users' edge networks, which reduces the delay of video search. When the next request is received, the network can respond to users' needs in time, improve the efficiency of users' content acquisition, and increase the transmission speed of network content [11].…”

Section: G Network Content Cachingmentioning

confidence: 99%

Key Technologies of Cache and Computing in 5G Mobile Communication Network

Zha

2021

Wireless Communications and Mobile Computing

View full text Add to dashboard Cite

The deployment of cache and computing resources in 5G mobile communication networks is considered as an important way to reduce network transmission delay and redundant content transmission and improve the efficiency of content distribution and network computing processing capacity, which has been widely concerned and recognized by academia and industry. Aiming at the development trend of cache and computing resource allocation in 5G mobile communication networks, in order to improve the efficiency of content cache and reduce network energy consumption, a 5G network cache optimization strategy based on Stackelberg game was proposed, which modeled network operators and content providers as multimaster and multislave Stackelberg game model. Providers buy base station storage space from network operators to cache popular content. In this paper, we construct the strategy space and profit function of the two sides of the game and prove the existence of Nash equilibrium solution among content providers given a set of base station rental prices of network operators. In this paper, distributed iterative algorithm is used to solve the game model, and the optimal base station pricing of network operators and the optimal base station occupancy rate of content providers are obtained.

show abstract

Section: G Network Content Cachingmentioning

confidence: 99%

Key Technologies of Cache and Computing in 5G Mobile Communication Network

Zha

2021

Wireless Communications and Mobile Computing

View full text Add to dashboard Cite

show abstract

“…The proposed solution is to allow a fine-grained hybrid interaction between write-through and write-back policies to improve the overall performance. However, it is become more complex to generalize an inclusive state diagram to manage diverse coherence protocols possessed by each core when the number of the cores is increased [17]. [14] develops and evaluates two consistent write-back caching policies, ordered and journaled, that are designed to perform increasingly better than write-through and traditional write-back policies.…”

Section: Related Workmentioning

confidence: 99%

Design and Implementation of a Chip Multiprocessor with an Efficient Multilevel Cache System

El-Kustaban

Qahtan

2015

J. sci. technol.

View full text Add to dashboard Cite

Computer designers utilize the recent huge advances in Very Large Scale Integration (VLSI) to get Chip Multiprocessor (CMP) by placing several processors on the same chip die. The CMP is the dominant architecture to improve the performance of the current computing systems. However, accessing a shared data by several processors is a primary challenge in CMP. The data consistency must be reached among all memory hierarchies to ensure correct behavior and higher performance. This paper, proposed a CMP with an efficient multilevel cache system, which enhances miss rate and latency (penalty) by designing and implementation of different write policies with two levels of cache. The proposed system is implemented and tested using Hardware Description Language (VHDL) on Altera's FPGA chip. The results show that a combination of write-through without buffer for the first level and write-back for the second level offers a clear improvement on the multilevel cache system performance.

show abstract

Dynamic, Tagless Cache Coherence Architecture in Chip Multiprocessor

Cited by 2 publications

References 9 publications

Key Technologies of Cache and Computing in 5G Mobile Communication Network

Key Technologies of Cache and Computing in 5G Mobile Communication Network

Design and Implementation of a Chip Multiprocessor with an Efficient Multilevel Cache System

Contact Info

Product

Resources

About