1997
DOI: 10.1116/1.589266
|View full text |Cite
|
Sign up to set email alerts
|

Effect of annealing temperature on electrical stability of radio frequency magnetron sputtered silicon oxides

Abstract: Articles you may be interested inOptical and electrical characterization of sputter-deposited FeSi 2 and its evolution with annealing temperature J. Appl. Phys.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
6
0

Year Published

1999
1999
2013
2013

Publication Types

Select...
5
1

Relationship

0
6

Authors

Journals

citations
Cited by 7 publications
(6 citation statements)
references
References 14 publications
0
6
0
Order By: Relevance
“…The silicon film, with a thickness of about 0.5 µm, was crystallized at 1250 • C. The source and drain were formed as described in [15], which was followed by fluorine ion implantation at 35 keV and gate oxide deposition. The gate oxide was deposited in an optimal argon-oxygen gas mixture [9,15]. The fluorine dose and gate oxide thickness were 1 × 10 15 cm −2 and 50 nm, respectively.…”
Section: Methodsmentioning
confidence: 99%
See 1 more Smart Citation
“…The silicon film, with a thickness of about 0.5 µm, was crystallized at 1250 • C. The source and drain were formed as described in [15], which was followed by fluorine ion implantation at 35 keV and gate oxide deposition. The gate oxide was deposited in an optimal argon-oxygen gas mixture [9,15]. The fluorine dose and gate oxide thickness were 1 × 10 15 cm −2 and 50 nm, respectively.…”
Section: Methodsmentioning
confidence: 99%
“…The degradation mechanism of TFTs, in comparison with MOSFETs, may differ because of deposited gate silicon oxide used in TFTs instead of thermal oxide and the presence of passivated dangling bonds in polysilicon. Usually, low pressure chemical deposition [6][7][8] and sputtered gate oxide [9,10] are implemented in TFTs.…”
Section: Introductionmentioning
confidence: 99%
“…Figs. 5 and 6 point out a commonly observed feature that the increase of positive charge with the electrical stress is associated with more interface states [11,21], which is particularly obvious for non-irradiated oxides.…”
Section: Positive Oxide Charge Border Traps and Interface Statesmentioning
confidence: 96%
“…In the first case, oxide more sensitive to defect creation is needed to improve sensitivity, while in the latter, oxide more resistant to the damaging effects of irradiation is desirable. There are some publications addressing electrical hardness of sputtered oxide by thermal annealing [11] and by nitridation of sputtered and LPCVD oxides [12,13]. Since in MOS devices electrical hardness correlates well to irradiation hardness it is expected that nitridation of deposited oxide can give irradiation harder oxide films.…”
Section: Introductionmentioning
confidence: 99%
“…Many researches on SiGe systems have been performed in the 2000s [3][4][5]. In an Si x Ge 1-x O y system, the resistance increases with an increase in the doping of O due to the formation of Si-O.…”
Section: Introductionmentioning
confidence: 99%