2014
DOI: 10.1007/s13391-014-4016-7
|View full text |Cite
|
Sign up to set email alerts
|

Effect of low temperature Ge seed layer and post thermal annealing on quality of Ge1− x Si x (0.05 ≤ x ≤ 0.1) graded buffer layers by UHV-CVD

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
5
0

Year Published

2019
2019
2020
2020

Publication Types

Select...
4

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(5 citation statements)
references
References 11 publications
0
5
0
Order By: Relevance
“…2a, steps are flowing downward relative to the AFM image and step height corresponds to InAs lattice constant height [8]. It should be mentioned that there are a few reports on step-flow growth of InAs on GaAs which has a lattice mismatch of ∼7% [9,10]. However, we are unaware of any experimental result on successful step-flow growth of InAs on Si(111), which has a larger lattice mismatch (11.6%).…”
Section: Introductionmentioning
confidence: 99%
“…2a, steps are flowing downward relative to the AFM image and step height corresponds to InAs lattice constant height [8]. It should be mentioned that there are a few reports on step-flow growth of InAs on GaAs which has a lattice mismatch of ∼7% [9,10]. However, we are unaware of any experimental result on successful step-flow growth of InAs on Si(111), which has a larger lattice mismatch (11.6%).…”
Section: Introductionmentioning
confidence: 99%
“…Despite the advantages presented by these orientations (piezoelectric effects and low incorporation of background impurities), the GaAs(001) orientation is still the favorite one to produce optoelectronic devices due to its two orthogonal cleavage axis. A new growth method was suggested recently [7][8][9][10][11] that allows the use of Si as the p-type dopant with GaAs(001) substrates. A few monolayers of gallium were deposited together with the dopant in the absence of arsenic and later were annealed under an As flux to form the GaAs:Si layers.…”
mentioning
confidence: 99%
“…The surface of the samples was analyzed with an AFM system in contact mode and Photoluminescence (PL) experiments were carried out at 1.4 K using conventional lock-in techniques. Figure 2 shows the AFM images of the 2 samples along the [1][2][3][4][5][6][7][8][9][10] direction can be observed and their size and concentration decrease when the amount of Ga in each cycle is lowered. This is mainly due to the fact that, under this special growth condition, the first Ga layer covers the whole surface while the excess of Ga material forms droplet spread all over the surface that act as reservoirs of Ga material in order to form the GaAs:Si layers during the annealing under As flux [12,13].…”
mentioning
confidence: 99%
“…Despite the advantages presented by these orientations (piezoelectric effects and low incorporation of background impurities), the GaAs(001) orientation is still the favorite one to produce optoelectronic devices due to its two orthogonal cleavage axis. A new growth method was suggested recently [7][8][9][10][11] that allows the use of Si as the p-type dopant with GaAs(001) substrates. A few monolayers of gallium were deposited together with the dopant in the absence of arsenic and later were annealed under an As flux to form the GaAs:Si layers.…”
mentioning
confidence: 99%