2014 IEEE International Conference on Semiconductor Electronics (ICSE2014) 2014
DOI: 10.1109/smelec.2014.6920794
|View full text |Cite
|
Sign up to set email alerts
|

Effects of high-K dielectrics with metal gate for electrical characteristics of 18nm NMOS device

Abstract: This paper presents a systematic study of various high-K materials on metal gate MOSFET for 18nm NMOS. From the study, we find a suitable combination materials between the high-K and metal gate, which has beneficial effects on the electrical characteristics of 18nm NMOS. The device shows a good improvement on its result of sub-threshold leakage current, I OFF, and drive current, I ON for different dielectric constants (k). The virtual design and fabrication of the device were performed by using Athena module. … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
9
0

Year Published

2018
2018
2023
2023

Publication Types

Select...
6
2

Relationship

0
8

Authors

Journals

citations
Cited by 19 publications
(9 citation statements)
references
References 11 publications
0
9
0
Order By: Relevance
“…The ION values resulted from the simulation shows larger values obtained (587.6µA/µm) as opposed to estimated values (456µA/µm) for a device that has WSix as metal gate whereas the simulation results for IOFF are lower (1.92pA/µm) than forecasted value (20pA/µm) is also from the device that has WSix as metal gate. The decent performance of design MOSFET is when IOFF equal to zero ampere and higher of ION value [2]. Hence, it is concluded that both high-K materials are attuned with metal gate and compatible with device transistor.…”
Section: Results and Analysismentioning
confidence: 94%
See 2 more Smart Citations
“…The ION values resulted from the simulation shows larger values obtained (587.6µA/µm) as opposed to estimated values (456µA/µm) for a device that has WSix as metal gate whereas the simulation results for IOFF are lower (1.92pA/µm) than forecasted value (20pA/µm) is also from the device that has WSix as metal gate. The decent performance of design MOSFET is when IOFF equal to zero ampere and higher of ION value [2]. Hence, it is concluded that both high-K materials are attuned with metal gate and compatible with device transistor.…”
Section: Results and Analysismentioning
confidence: 94%
“…Besides, the sufficient barrier height is also obtainable due to the heat of formation and bandgap for HfO2 is 271 Kcal/mol and 5.68eV respectively and is high enough. HfO2 is thermodynamically stable with silicon substrate, high dielectric constant (~25), impurity diffusion resistance due to its high density (9.68g/cm3), along with similar lattice parameter to that of Si with a small lattice misfit (<5%) [2].…”
Section: Results and Analysismentioning
confidence: 99%
See 1 more Smart Citation
“…The reduction to nanometer regime has triggered the short channel effects to arise which degrades the system performance and reliability. Therefore, a fin-shaped field effect transistor (FinFET) of 16nm technology is designed along with the performance of the transistor that is improved in relation to the Moore's Law [3]. The devices performance may have been degraded via scaling process for the transistor miniaturization.…”
Section: Introductionmentioning
confidence: 99%
“…If the VTH value is not achieved, it will affect the whole system of the device and worst case, the device will not function at all. It is caused the doping fluctuations [2] Based on previous research, there are two ways to solve the problems above with the good combination between high-k dielectric and metal gate that is between HfO2 and TiSi2 [3]. Another solution is the optimization on process parameter using L27 Taguchi method.…”
Section: Introductionmentioning
confidence: 99%