1984
DOI: 10.1116/1.572576
|View full text |Cite
|
Sign up to set email alerts
|

Effects of ion implantation doping on the formation of TiSi2

Abstract: Silicide formation at the Ti/Si(111) interface J. Vac. Sci.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
2
1

Citation Types

3
22
0

Year Published

1987
1987
2019
2019

Publication Types

Select...
8
1

Relationship

0
9

Authors

Journals

citations
Cited by 83 publications
(25 citation statements)
references
References 0 publications
3
22
0
Order By: Relevance
“…2(a) and at 550°C in Fig. 2(b) is caused by Ti silicidation (discussed in [10] and [20]); higher P impurity concentration retards the Ti silicidation [21], which causes the ∼50°C shift in the occurrence temperature and different magnitude of ρ c drop in Fig. 2(a) and (b).…”
Section: B Contact Resistivity Variationmentioning
confidence: 93%
“…2(a) and at 550°C in Fig. 2(b) is caused by Ti silicidation (discussed in [10] and [20]); higher P impurity concentration retards the Ti silicidation [21], which causes the ∼50°C shift in the occurrence temperature and different magnitude of ρ c drop in Fig. 2(a) and (b).…”
Section: B Contact Resistivity Variationmentioning
confidence: 93%
“…It is known that dopants in the silicide generally impede the growth of the layer. 21,[24][25][26][27] In particular, As redistributes into the TiSi 2 , 24 and as a result the silicide growth is so much retarded that the layer thickness is only half of what is normally attained. 26 On the other hand, B has little effect on the growth of TiSi 2 ; 21,27 it merely diffuses through the silicide and escapes it.…”
Section: B Electrical Efficiencymentioning
confidence: 99%
“…26 On the other hand, B has little effect on the growth of TiSi 2 ; 21,27 it merely diffuses through the silicide and escapes it. 24,25 From a quantitative point of view, at least 25% of the B dopants must be retained inside the Si for the pϩ junction to have a reasonable leakage current. 28 In the case of As dopants, the TiSi 2 layer thickness should not exceed the depth of the maximum dopant concentration in order to minimize the loss of As from the Si substrate.…”
Section: B Electrical Efficiencymentioning
confidence: 99%
“…To reduce this parameter to values lower than is possible by high dose implantation and anneal, refractory metal silicidation and resulting self-aligned source/drain silicides ͑salicides͒ and polysilicon silicides ͑polycide͒ have been implemented. [1][2][3][4][5][6][7][8][9][10][11][12][13] In a typical titanium silicide process, both the active diffused layers and the gate material are converted to TiSi 2 in a two-step anneal process. After a wet clean and Ti deposition, a 550-700°C anneal is performed to convert Ti and Si to an intermediate C49 phase TiSi 2 , followed by a selective etch of hydrogen peroxide and ammonium hydroxide.…”
Section: Introductionmentioning
confidence: 99%