2012 IEEE 62nd Electronic Components and Technology Conference 2012
DOI: 10.1109/ectc.2012.6249001
|View full text |Cite
|
Sign up to set email alerts
|

Effects of UBM structure/material on the reliability performance of 3D chip stacking with 30μm-pitch solder micro bump interconnections

Abstract: With the increased demand of functionality in electronic device, three dimensional integration circuits technology

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
4
0

Year Published

2012
2012
2018
2018

Publication Types

Select...
3
2
1

Relationship

1
5

Authors

Journals

citations
Cited by 11 publications
(4 citation statements)
references
References 13 publications
0
4
0
Order By: Relevance
“…Recently, improvement of reliability performance in electroless Ni/Au metal finish by an additive metal layer of Palladium has been proposed [8,9]. In our previous study, we had discussed the effect of solder bump structure on the reliability response of solder micro bump interconnections [10]. Therefore, effect of under bump metallization fabricated by different plating techniques on the reliability of solder micro bump joints deserved to be considered.…”
Section: Introductionmentioning
confidence: 99%
“…Recently, improvement of reliability performance in electroless Ni/Au metal finish by an additive metal layer of Palladium has been proposed [8,9]. In our previous study, we had discussed the effect of solder bump structure on the reliability response of solder micro bump interconnections [10]. Therefore, effect of under bump metallization fabricated by different plating techniques on the reliability of solder micro bump joints deserved to be considered.…”
Section: Introductionmentioning
confidence: 99%
“…The (Cu,Au) 6 Sn 5 and Cu 3 Sn phases, which formed on the top side of Cu UBM. The others might be (Cu,Au) x Sn y and (Cu,Ni,Au) x Sn y phases located upon the Cu/Ni/Au UBM [12]. The bonded samples, as shown in Figure 5, were then conducted with quality check and reliability test.…”
Section: Reliability Testmentioning
confidence: 99%
“…In most approaches, pillar bump on one chip is bonded to copper pillar bump, Cu, CuNiAu, or NiAu pad on the other chip or interposer. [2][3][4][5][6][7][8][9][10] As the vertical interconnect pitch gets finer, pillar bump has to be made smaller and the solder cap thickness has to be reduced. As a result, solder volume becomes less in the joint, and the role played by the intermetallic compound (IMC) gets more pronounced, and the joint becomes more brittle.…”
Section: Introductionmentioning
confidence: 99%
“…[2][3][4][5][6][7][8][9][10] Amount of solder volume in the joint has been maximized using gap control technique in thermocompression bonding, or by a local reflow process. To avoid the use of flux, plasma or argon sputter treatment has been studied to remove oxide on the solder surface prior to bonding.…”
Section: Introductionmentioning
confidence: 99%