Efficient High-Level Synthesis for Nested Loops of Nonrectangular Iteration Spaces

Sim, Hyeonuk; Rahman, Atul; Lee, Jong-Eun

doi:10.1109/tvlsi.2016.2520491

Cited by 4 publications

(1 citation statement)

References 8 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…However, the runtime adaptability was not carried out with the isolation principles. A new method was introduced in the work of Sim et al 18 to transform the triangular iteration space into rectangular ones. In addition, loop transformations were applied and performance of nested loops was increased.…”

Section: Related Workmentioning

confidence: 99%

Spider monkey optimization–based high‐level synthesis in VLSI circuits for runtime adaptability

Rani

Kumar²

2019

Concurrency and Computation

View full text Add to dashboard Cite

Summary Very‐large‐scale integration (VLSI) is a procedure of designing integrated circuit (IC) by linking number of transistors into single chip where attaining the higher accuracy is difficult task because of variation in process‐voltage‐temperature (PVT). This work presents Stochastic Spider Monkey Optimization–based High‐Level Synthesis (SSMO‐HLS) Model to improve the performance with better runtime adaptability. In SSMO‐HLS model, behavioral input is collected and dataflow analysis is carried out to convert input into dataflow diagram (DFD). Then, compilation process detects error functional unit (FU) in DFD. Spider monkey optimization is carried out to find optimal functional unit for performing allocation, scheduling, and binding process. After binding, output circuit gets generated with better runtime adaptability in case of PVT variations. The performance of SSMO‐HLS model is carried out using ISCAS'89 Benchmark Dataset where designed model increases FU selection accuracy and reduces error rate and circuit adaptability time when compared to state‐of‐the‐art works.

show abstract

Section: Related Workmentioning

confidence: 99%