Electrical Properties of Giant‐Grain Copper Thin Films Formed by a Low Kinetic Energy Particle Process

Abstract

Formation of giant-grain copper thin films on SiO2 by a low-kinetic energy particle process followed by thermal annealing has been investigated. When Cu films are grown on SiO2 by the process under a sufficient amount of energy deposition, they exhibit almost perfect crystal orientation conversion from Cu(111) to Cu(100) upon thermal annealing. Such crystal orientation conversion is accompanied by the giant grain growth in the film as large as 100 i~m. With regard to these phenomena, the effects of the ion flux density and of the ion bombardment energy have been studied. It was found that the crystal orientation conversion and the accompanying grain growth are governed by the total energy deposited to the as deposited film. The Cu film resistivity decreases when the giant grain growth occurs in the film due to the increase in the grain boundary scattering. At room temperature, the resistivity of the Cu film having giant grains is 1.76 t~2-cm, almost equal to the bulk resistivity of 1.72 i~11 9 cm. When the temperature is reduced to a low temperature of 12 K, the resistivity becomes as low as 18.3 n~l -cm, which is almost one order of magnitude lower than that of the as deposited film also measured at 12 K (152 n~ 9 cm). Furthermore, it is confirmed that the interconnects formed by giant-grain Cu films can withstand from one to two orders of magnitude larger currents than A]-Si-Cu alloy interconnects, provided both interconnects exhibit the same electromigration lifetime. It is also shown that giant-grain Cu interconnects exhibit longer lifetime than the A1-Si-Cu alloy interconnects by three to four orders of magnitude under the same current stress. These experimental results demonstrate that the giant-grain Cu film is a very promising material to form low-resistivity, high-reliability interconnects for future subhalf micron ultralarge scale integrated circuits.) unless CC License in place (see abstract). ecsdl.org/site/terms_use address. Redistribution subject to ECS terms of use (see 138.251.14.35 Downloaded on 2015-04-12 to IP

Enhancement of fatigue resistance by recrystallization and grain growth to eliminate bonding interfaces in Cu–Cu joints

“…5 , the electrical resistances of the as-fabricated and post-annealing joints were comparable. Similar phenomenon has been also reported by Nitta et al 39 . They found that, above 12 K, the electron scattering by thermal lattice vibration was the primary factor used to determine electrical resistance.…”

Chemical Mechanical Planarization of Copper Damascene Structures

“…Not only has Cu the ability to reduce the resistance-capacitance product (RC) delay due to its lower resistivity, but also increase the circuit reliability because of its higher electromigration resistance. [1][2][3][4] The use of reactive ion etching (RIE) to pattern Cu is impractical, because volatile Cu compounds form only at elevated temperatures. 5 The damascene process provides a solution to the problems arising from the lack of a directional metal etch capability.…”

Shearing Characteristics of Cu-Cu Joints Fabricated by Two-Step Process Using Highly <111>-Oriented Nanotwinned Cu

“…The bonding strength of the post-annealed samples significantly increased, while its resistance almost remained unchanged (Table 5). Nitta et al [27] reported that the difference of electrical resistance via its grain size is not significant under room temperature, but at the lower temperature. The reason is mainly due to the thermal lattice vibration which is one of the major factors determining resistivity, and thus it can be neglected at 12 K. Under such a low temperature, the contributions from other scattering mechanisms, such as impurity and grain boundary scattering, are easier to be observed.…”