2015 IEEE Custom Integrated Circuits Conference (CICC) 2015
DOI: 10.1109/cicc.2015.7338365
|View full text |Cite
|
Sign up to set email alerts
|

Embedded cooling technologies for densely integrated electronic systems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
5

Citation Types

0
5
0

Year Published

2016
2016
2022
2022

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 26 publications
(5 citation statements)
references
References 8 publications
0
5
0
Order By: Relevance
“…As dies are getting smaller and are beginning to be stacked, it limits the contact area most cooling solutions have between the IC and heatsink as only the top surface of one die in the stack will be in contact. Microfluidic channels, however, still have very good contact with the die as they are built into each individual die in the stack [6]. Although microfluidic channels have high cooling rate implications, they do not use TIMs and so go beyond the scope of this meta-study.…”
Section: Introductionmentioning
confidence: 99%
“…As dies are getting smaller and are beginning to be stacked, it limits the contact area most cooling solutions have between the IC and heatsink as only the top surface of one die in the stack will be in contact. Microfluidic channels, however, still have very good contact with the die as they are built into each individual die in the stack [6]. Although microfluidic channels have high cooling rate implications, they do not use TIMs and so go beyond the scope of this meta-study.…”
Section: Introductionmentioning
confidence: 99%
“…Miniaturization and increased processing capabilities are the two technological trends of electronic devices, thus greater energy efficiency is desired whilst reducing their size. However, two major barriers to improve performance of such devices are the system interconnects and heat removal techniques [1]. System interconnect deals with integrating the front-side electronic device and the back-side cooling system, while heat dissipation techniques deal with enhancing heat transfer rates to the cooling system, or improving heat removal rates of the device [1].…”
Section: Introductionmentioning
confidence: 99%
“…However, two major barriers to improve performance of such devices are the system interconnects and heat removal techniques [1]. System interconnect deals with integrating the front-side electronic device and the back-side cooling system, while heat dissipation techniques deal with enhancing heat transfer rates to the cooling system, or improving heat removal rates of the device [1]. One solution to this is to integrate cooling into the electronic chips.…”
Section: Introductionmentioning
confidence: 99%
“…According to [8,27], single-phase micro-fluidic cooling can provide heat removal capacity as high as 700W/cm 2 and two-phase cooling is even more efficient [7]. Recently, researchers built a micro-channel cooling system in the Altera FPGA with 28nm technology node and achieved much lower chip temperature compared to the air cooling [18]. Despite of these benefits, MC Cooling comes with other overheads:…”
Section: Introductionmentioning
confidence: 99%
“…(1) TSVs cannot be built through micro-channels which results in a trade-off between micro-channel density and TSVbased vertical bandwidth; (2) extra energy is required to pump the coolant in order to cool the chip even though the pumping power is quite low according to the previous work [28,16,13]. For years, the application of micro-channel cooling in 3D ASICs has been widely studied [17,22] and a 2D FPGA with liquid-cooling was reported recently [18]. However, the design-time optimization of 3D FPGAs with micro-channel cooling has not been investigated.…”
Section: Introductionmentioning
confidence: 99%