2011 IEEE Nuclear Science Symposium Conference Record 2011
DOI: 10.1109/nssmic.2011.6154367
|View full text |Cite
|
Sign up to set email alerts
|

Embedded real time digital signal processing unit for a 64-channel PET detector module

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
9
0
2

Year Published

2012
2012
2021
2021

Publication Types

Select...
4
3

Relationship

2
5

Authors

Journals

citations
Cited by 14 publications
(11 citation statements)
references
References 11 publications
0
9
0
2
Order By: Relevance
“…The ASICs generate energy and timestamp data based on the dTOT scheme 19 . The data are sent to an FPGA‐based embedded signal‐processing unit (ESPU) through low‐voltage differential signaling (LVDS) links.…”
Section: Methodsmentioning
confidence: 99%
See 2 more Smart Citations
“…The ASICs generate energy and timestamp data based on the dTOT scheme 19 . The data are sent to an FPGA‐based embedded signal‐processing unit (ESPU) through low‐voltage differential signaling (LVDS) links.…”
Section: Methodsmentioning
confidence: 99%
“…The ASICs generate energy and timestamp data based on the dTOT scheme. 19 The data are sent to an FPGAbased embedded signal-processing unit (ESPU) through low-voltage differential signaling (LVDS) links. Another set of links connects ESPUs to the coincidence, communication, and gating units for further signal processing.…”
Section: A Standard Detection Modulementioning
confidence: 99%
See 1 more Smart Citation
“…This is significant, as it was found that 50% of electronic device failures can be related to high on-chip temperatures [ 15 ]. As integrated circuit complexity grows, and as they are composed of various types of modules (memory, processors, vector engines and analog interfaces), it gets more complicated to manage the thermal profile of complex designs [ 16 , 17 , 18 , 19 ]. Thus, thermal aspects of SoCs and SiPs need careful consideration.…”
Section: Introductionmentioning
confidence: 99%
“…Consiste en 64 canales trabajando en paralelo con una configuración clásica de preamplificación de carga, junto con los correspondientes formadores seguidos de un esquema ToT con una máquina de estados trabajando a 100 MHz que digitaliza la señal ToT. Esta arquitectura es capaz de alcanzar altas tasas de cuentas, de hasta 2 Meventos/s [126].…”
Section: Electrónica Integrada Dedicada (Asics) Para Petunclassified