1999 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.99CH36325)
DOI: 10.1109/vlsit.1999.799393
|View full text |Cite
|
Sign up to set email alerts
|

Enabling shallow trench isolation for 0.1 μm technologies and beyond

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 6 publications
(1 citation statement)
references
References 2 publications
0
1
0
Order By: Relevance
“…Silicon corner rounding is commonly achieved via high temperature oxidation of the trench sidewalls [2]. Preventing gate wrap-around is more problematic since significant oxide recess is likely to originate from all (isotropic) HF oxide etch steps that are carried out between the post-planarisation nitride etch and gate stack deposition.…”
Section: Introductionmentioning
confidence: 99%
“…Silicon corner rounding is commonly achieved via high temperature oxidation of the trench sidewalls [2]. Preventing gate wrap-around is more problematic since significant oxide recess is likely to originate from all (isotropic) HF oxide etch steps that are carried out between the post-planarisation nitride etch and gate stack deposition.…”
Section: Introductionmentioning
confidence: 99%