2015
DOI: 10.1007/s11265-015-0987-3
|View full text |Cite
|
Sign up to set email alerts
|

Energy-Efficient Allocation of Real-Time Applications onto Single-ISA Heterogeneous Multi-Core Processors

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
10
0

Year Published

2015
2015
2024
2024

Publication Types

Select...
7
1

Relationship

0
8

Authors

Journals

citations
Cited by 28 publications
(10 citation statements)
references
References 21 publications
0
10
0
Order By: Relevance
“…Chen et al introduced a polynomial-time approximation algorithm to partition tasks on the platform consisting of two processing elements [14]. Colin et al proposed a heuristic by approximating the desired load distribution for heterogeneous systems [15]. Recently, Pagani et al in Ref.…”
Section: Real-time Scheduling On a Fixed Platformmentioning
confidence: 99%
See 2 more Smart Citations
“…Chen et al introduced a polynomial-time approximation algorithm to partition tasks on the platform consisting of two processing elements [14]. Colin et al proposed a heuristic by approximating the desired load distribution for heterogeneous systems [15]. Recently, Pagani et al in Ref.…”
Section: Real-time Scheduling On a Fixed Platformmentioning
confidence: 99%
“…All α, β and s are technology-based parameters, which have the same meanings with k, α, β in Ref. [15] respectively. Note that the tasks may have different periods, thus the energy consumption should be calculated based on the minimum repeating interval, the hyper-period time as follows: L = LC M({T i : τ i ∈ Γ}), where LC M is lowest common multiple.…”
Section: System Modelsmentioning
confidence: 99%
See 1 more Smart Citation
“…The research on reducing the energy consumption of heterogeneous multi-cores in embedded systems has made considerable progress. The application of DVFS and DPM lowpower technology further reduces the energy consumption of heterogeneous multi-core embedded systems [6], [13]. The DVFS technology provides several discrete voltage levels, and the processor can independently and dynamically adjust its own voltage supply to save energy [14], [15], [16].…”
Section: Related Workmentioning
confidence: 99%
“…Hence, whenever evaluating another core migration, one can estimate the corresponding c j value in the target core. Since at application start-up no prior information is available, an initial value of β A7→A15 = 2 is set in the considered Exynous 5410 SoC, which is defined as a reasonable estimate according to our experimental validation and is supported by Colin et al [2015] and , where the actual value is shown to vary between 1 and 3, depending on the application characteristics. It should, however, be noted that, although a lookup table could be used to preinitialize the values according to the application characteristics (as in Cochran et al [2011]), adaptive modeling is used to determine the exact value once a new beep is generated on the target core, in order to avoid errors due to phase changes.…”
Section: Task Performance Modelingmentioning
confidence: 99%