ASME 2011 Pacific Rim Technical Conference and Exhibition on Packaging and Integration of Electronic and Photonic Systems, MEMS 2011
DOI: 10.1115/ipack2011-52291
|View full text |Cite
|
Sign up to set email alerts
|

Estimation of Power Integrity Impact to Low Power Processor Performance Through Pre-Silicon Simulation and Post-Silicon Measurements

Abstract: The impact of power integrity on processor performance is critical in nano-scale era. We proposed the enhanced pre-silicon simulation to accurately capture the power delivery quality. The post silicon performance measurements correlates well with pre-silicon analysis and demonstrate that power integrity could impact performance up to 15% in low and high frequencies.

Help me understand this report

This publication either has no citations yet, or we are still processing them

Set email alert for when this publication receives citations?

See others like this or search for similar articles