2008 41st IEEE/ACM International Symposium on Microarchitecture 2008
DOI: 10.1109/micro.2008.4771810
|View full text |Cite
|
Sign up to set email alerts
|

EVAL: Utilizing processors with variation-induced timing errors

Abstract: Parameter variation in integrated circuits causes sections of a chip to be slower than others. If, to prevent any resulting timing errors, we design processors for worst-case parameter values, we may lose substantial performance. An alternate approach explored in this paper is to design for closer to nominal values, and provide some transistor budget to tolerate unavoidable variationinduced errors.To assess this approach, this paper first presents a novel framework that shows how microarchitecture techniques c… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
53
0

Year Published

2010
2010
2022
2022

Publication Types

Select...
4
2
1

Relationship

0
7

Authors

Journals

citations
Cited by 78 publications
(53 citation statements)
references
References 34 publications
0
53
0
Order By: Relevance
“…The proposed solution works in a conservative manner that guarantees "always correct" computation and timing correctness of the circuit with respect to the delayed clock edge, even in the worst-case scenario. [26], Blueshift [27] Razor [12], DSTB, TDTB [14], TIMBER [17], soft edge flip-flop [16] SlackOptimizer, SkewOptimizer, CombOpt [29] Retiming [21], skew scheduling [23], gate sizing [24] Proposed SBFF + logic downsizing [27] Razor [12], DSTB, TDTB [14], TIMBER [17], soft edge flip-flop [16] SlackOptimizer, SkewOptimizer, CombOpt [29] Retiming [21], skew scheduling [23], gate sizing [24] Proposed SBFF + logic downsizing The proposed approach, which is an extension of our previous work [35], leverages the underutilized slack present in processor pipelines after the tool-based optimizations. We use Static Timing Analysis (STA) to look for near critical endpoints with sufficient consecutive slack after placement and logic optimizations.…”
Section: Razor Slack Reclaimedmentioning
confidence: 99%
“…The proposed solution works in a conservative manner that guarantees "always correct" computation and timing correctness of the circuit with respect to the delayed clock edge, even in the worst-case scenario. [26], Blueshift [27] Razor [12], DSTB, TDTB [14], TIMBER [17], soft edge flip-flop [16] SlackOptimizer, SkewOptimizer, CombOpt [29] Retiming [21], skew scheduling [23], gate sizing [24] Proposed SBFF + logic downsizing [27] Razor [12], DSTB, TDTB [14], TIMBER [17], soft edge flip-flop [16] SlackOptimizer, SkewOptimizer, CombOpt [29] Retiming [21], skew scheduling [23], gate sizing [24] Proposed SBFF + logic downsizing The proposed approach, which is an extension of our previous work [35], leverages the underutilized slack present in processor pipelines after the tool-based optimizations. We use Static Timing Analysis (STA) to look for near critical endpoints with sufficient consecutive slack after placement and logic optimizations.…”
Section: Razor Slack Reclaimedmentioning
confidence: 99%
“…In this paper, we apply this to evaluate two important architecturally relevant component properties that are strong functions of parameter variation: timing error rate P e and leakage power P leak . In an era where architects are considering timing speculation as a way to improve performance and efficiency, timing error rates are important properties of a design [2], [3], [13]. In deep submicron technology, leakage power comprises a significant portion of total chip power and therefore serves as an essential design characteristic.…”
Section: Enhancing Localization With Multi-resolution Analysismentioning
confidence: 99%
“…EVALUATION Our Quasi-Monte Carlo and Multi-Resolution variation models are suitable for examining the impact of parameter variation on many aspects of a microarchitecture. In this section, we evaluate our variation model and sampling methodology by applying it to two aspects of high-performance processor design which are extremely sensitive to parameter variation: (1) timing errors associated with timing speculative architectures [2] and (2) chip leakage power. Our first application examines trade-offs in observed timing errors versus clock frequency and compares convergence rates of timing error rates under low-discrepancy sequences versus standard Monte Carlo samples.…”
Section: Enhancing Localization With Multi-resolution Analysismentioning
confidence: 99%
See 2 more Smart Citations