Proceedings of the Design Automation &Amp; Test in Europe Conference 2006
DOI: 10.1109/date.2006.244062
|View full text |Cite
|
Sign up to set email alerts
|

Evaluating Coverage of Error Detection Logic for Soft Errors using Formal Methods

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
24
0

Year Published

2008
2008
2021
2021

Publication Types

Select...
5
3
1

Relationship

0
9

Authors

Journals

citations
Cited by 41 publications
(24 citation statements)
references
References 13 publications
0
24
0
Order By: Relevance
“…Processor verification techniques focus on unmasking hardware design defects, as opposed to transient errors due to electrical disturbances or radiation. Soft-errors in Hardware: The techniques presented in [8] and [9] consider the effects of hardware transient errors (soft errors) on error-detection mechanisms im plemented in hardware. While these techniques are use ful for applications implemented as hardware circuits, it is not clear how the technique can be extended for rea soning about the effects of errors on programs.…”
Section: Related W Orkmentioning
confidence: 99%
“…Processor verification techniques focus on unmasking hardware design defects, as opposed to transient errors due to electrical disturbances or radiation. Soft-errors in Hardware: The techniques presented in [8] and [9] consider the effects of hardware transient errors (soft errors) on error-detection mechanisms im plemented in hardware. While these techniques are use ful for applications implemented as hardware circuits, it is not clear how the technique can be extended for rea soning about the effects of errors on programs.…”
Section: Related W Orkmentioning
confidence: 99%
“…First approaches were proposed in [5,4]. Both methods apply tools for formal verification as a "black box".…”
Section: Introductionmentioning
confidence: 99%
“…Various methods have been proposed based on symbolic methods using Binary Decision Diagrams (BDDs) [3]- [6] or Boolean Satisfiability (SAT) [7]- [9]. The approaches of [6], [8], [9] are most tightly related to our approach.…”
Section: Introductionmentioning
confidence: 99%