Evaluation and Perspective of Analog Low-Dropout Voltage Regulators: A Review

Abstract

Low-dropout regulators (LDOs) are widely adopted in power management integrated circuits (PMICs) and serve as a bridge between the switching regulators and individual on-chip modules to provide a smooth, regulated output voltage. Compared to digital LDOs (DLDOs), analog LDOs (ALDOs) lead in the advantage of low output ripple and large power supply rejection (PSR). However, the preference of achieving high performance in terms of load transient, high PSR, good load and line regulation, while maintaining a low quiescent current and low dropout voltage for high efficiency, remains the key challenge in ALDO design. For operation with a low quiescent current, the bandwidth is reduced due to low transconductance, resulting in the limited gate driving capabilities in terms of charging and discharging the large gate capacitance of the pass or output transistor. In addition, the preference for system-on-chip design in the absence of large off-chip capacitors arises stability issues. In this paper, recent reported state-of-theart architectures for ALDOs are revisited and reviewed. The performance of these ALDOs is compared and their applications are investigated.INDEX TERMS Linear low-dropout regulators (LDOs), power management integrated circuits (PMICs), analog LDOs (ALDO), capacitor-less output, adaptive biasing, bulk modulation, power supply rejection (PSR), flipped voltage follower (FVF), charge pump.

A Subthreshold Operation Series-Parallel Charge Pump Incorporating Dynamic Source-Fed Oscillator for Wide-Input-Voltage Energy Harvesting Application

“…Additionally, the circuit exhibits temperature variations of 68.7% (-40 While the proposed circuit is effective in limiting the output voltage under 1.8V, it cannot regulate and maintain the output voltage level across the wide input voltage range. However, an auxiliary closed-loop regulation mechanism [19], [45], [46], [47], [48], [49], [50] can be implemented in conjunction with the proposed circuit to maintain a consistent output voltage. In this configuration, the proposed circuit caps the output voltage, while the auxiliary closed-loop circuit finetunes and maintains the desired output voltage level.…”

Ferroelectric Domain Wall Delayer and Low-Dropout Regulator

“…The output current increases either through increasing the DW width or through R reduction. Domain nucleation and growth processes can repetitively occur for the volatile domains within the interfacial layer under intermittently applied voltages, enabling a switching-type DW power converter in compact PMICs, − DW delayers in energy-efficient neural network and high-speed imaging systems, − and on-chip electrostatic discharge protection in less chip area consumption …”

“…The explosive growth of body communications and high-speed wireless and wireline communications has spurred innovation in system-on-chip (SoC) power management integrated circuits (PMICs). , The circuits consist of multiple individual blocks, with dedicated voltage, power, and current requirements . The integration of these individual blocks into the SoC platform can reduce the need for bulky off-chip components, such as discrete inductors and capacitors, while conforming to the increasing demand for power .…”

High-Performance Multiband Ambient RF Energy Harvesting Front-End System for Sustainable IoT Applications—A Review

“…The RFEH system can be categorized into frontend [16], [17], [18], [19] and back-end [20], [21], [22], [23] solutions. A front-end RFEH system consists of an RF receiver antenna, an impedance matching network, and an RF-DC rectifier as shown in Fig.…”