1998
DOI: 10.1116/1.581165
|View full text |Cite
|
Sign up to set email alerts
|

Evaluation of plasma charging damage during polysilicon gate etching process in a decoupled plasma source reactor

Abstract: Charging induced damage of thin gate dielectric during polysilicon gate etching in a high density decoupled plasma source was investigated for 0.16 and 0.24 μm gates on 30 Å nitrided gate oxide. The undoped polysilicon gates were etched with a HBr/He/O2 based process recipe. The optimized process recipe resulted in vertical profiles (89°–90°) with microloading of <1°. No notching of the polysilicon or punch through of the thin gate oxide was observed. Gate leakage and breakdown voltage measurements afte… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
6
0

Year Published

2001
2001
2011
2011

Publication Types

Select...
7

Relationship

0
7

Authors

Journals

citations
Cited by 35 publications
(6 citation statements)
references
References 7 publications
0
6
0
Order By: Relevance
“…Recent advancements in plasma processing for the gate electrode, sidewall, and high-aspect (more than 10) contact hole have highlighted the importance of fully understanding how the plasma induces damage and how to control this damage. The damage is classified on the basis of its mechanism as charging damage, [1][2][3][4] physical damage, [5][6][7][8][9][10][11][12] and ultraviolet/ vacuum-ultraviolet (UV/VUV) radiation damage [13][14][15][16] during plasma etching. Physical damage to the Si, SiO 2 , and Si 3 N 4 layers, which is considered to be caused by ion bombardment, has been the particular focus of extensive research.…”
Section: Introductionmentioning
confidence: 99%
“…Recent advancements in plasma processing for the gate electrode, sidewall, and high-aspect (more than 10) contact hole have highlighted the importance of fully understanding how the plasma induces damage and how to control this damage. The damage is classified on the basis of its mechanism as charging damage, [1][2][3][4] physical damage, [5][6][7][8][9][10][11][12] and ultraviolet/ vacuum-ultraviolet (UV/VUV) radiation damage [13][14][15][16] during plasma etching. Physical damage to the Si, SiO 2 , and Si 3 N 4 layers, which is considered to be caused by ion bombardment, has been the particular focus of extensive research.…”
Section: Introductionmentioning
confidence: 99%
“…Therefore if a high efficiency of oxidization power is obtained on SWP plasma equipments, it is possible to make a high quality TEOS oxide film such as RLSA TEOS. However a high density decoupled plasma 16) or an electron cyclotron resonance 17) even they might be able to make a high efficiency of oxidization power, PID might cause the degradation of the SiO 2 quality.…”
Section: Discussionmentioning
confidence: 99%
“…Etching experiments are performed in a Tokyo Electron Limited DRM TM chamber for the etching of the dielectrics layers (SiO 2 and SiOCH) and in an Applied Materials DPS TM chamber for the etching of the TiN hard mask. The schematics of the DRM TM and DPS TM reactors have been previously described elsewhere [9,10]. The etching platform, on which the DPS TM chamber is mounted, is connected to an X-ray photoelectron spectroscopy (XPS) surface analysis system (customized 220I system from VG scientific) via a transfer chamber.…”
Section: Methodsmentioning
confidence: 99%