2015 28th International Conference on VLSI Design 2015
DOI: 10.1109/vlsid.2015.87
|View full text |Cite
|
Sign up to set email alerts
|

EvoDeb: Debugging Evolving Hardware Designs

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2016
2016
2023
2023

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(2 citation statements)
references
References 15 publications
0
2
0
Order By: Relevance
“…35−40 In some reports like Fe 3 O 4 /PVDF based PENG has exhibited an outstanding current of 0.4 μA, but the voltage was less in comparison to other PENGs. 41 In some reports like barium titanate/P(VDF−TrFE) and 0.5Ba-(Zr 0.2 Ti 0.8 )O 3 −0.5(Ba 0.7 Ca 0.3 )TiO 3 /P(VDF−TrFE)-based PENGs have exhibited outstanding voltage and current, but the use of expensive processes like a thermal evaporator and poling of the film make the devices uneconomical. 42,43 In this work, the V oc and I sc of an as-fabricated ZFO/PDMS-based PENG was obtained at 40 V and 0.6 μA, respectively, demonstrating its excellent capability for powering small devices.…”
Section: Morphological and Structural Characterization Of Zfo Nanopar...mentioning
confidence: 99%
“…35−40 In some reports like Fe 3 O 4 /PVDF based PENG has exhibited an outstanding current of 0.4 μA, but the voltage was less in comparison to other PENGs. 41 In some reports like barium titanate/P(VDF−TrFE) and 0.5Ba-(Zr 0.2 Ti 0.8 )O 3 −0.5(Ba 0.7 Ca 0.3 )TiO 3 /P(VDF−TrFE)-based PENGs have exhibited outstanding voltage and current, but the use of expensive processes like a thermal evaporator and poling of the film make the devices uneconomical. 42,43 In this work, the V oc and I sc of an as-fabricated ZFO/PDMS-based PENG was obtained at 40 V and 0.6 μA, respectively, demonstrating its excellent capability for powering small devices.…”
Section: Morphological and Structural Characterization Of Zfo Nanopar...mentioning
confidence: 99%
“…In recent years, several new fault localization methods for HDL have been developed. Bhattacharjee et al [21] proposed an efficient methodology for automatically localizing design errors across design versions. The proposed technique, EvoDeb, can be easily integrated into a hardware configuration management framework and is scalable for large designs.…”
Section: Introductionmentioning
confidence: 99%