2009 Proceedings of the European Solid State Device Research Conference 2009
DOI: 10.1109/essderc.2009.5331460
|View full text |Cite
|
Sign up to set email alerts
|

Experimental evaluation of trapping efficiency in silicon nitride based charge trapping memories

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
5
0

Year Published

2010
2010
2015
2015

Publication Types

Select...
5
2

Relationship

1
6

Authors

Journals

citations
Cited by 10 publications
(5 citation statements)
references
References 3 publications
0
5
0
Order By: Relevance
“…However, devices with SiN that was 4nm-thick showed poor program characteristics and could not be matched. This is because a 4nm-thick SiN layer is so thin that it has a small charge trap site [13,14], which can also cause the large variation in the amount of ΔV FB . When SiN is both 6nm and 8 nm, the devices with the extended trapping layer show a larger memory window than the reference device and ΔV FB increases with the extension length.…”
Section: Methodsmentioning
confidence: 99%
“…However, devices with SiN that was 4nm-thick showed poor program characteristics and could not be matched. This is because a 4nm-thick SiN layer is so thin that it has a small charge trap site [13,14], which can also cause the large variation in the amount of ΔV FB . When SiN is both 6nm and 8 nm, the devices with the extended trapping layer show a larger memory window than the reference device and ΔV FB increases with the extension length.…”
Section: Methodsmentioning
confidence: 99%
“…4a and 4b). Worse program performance could be attributed to a lower band offset with respect to Al 2 O 3 , which deteriorate the trapping efficiency [8]. On the contrary, the erase performance is much improved compared to the TANOS reference (≈ 2 V difference for the same erase conditions) for all of the stacks in which the original 4 nm tunnel oxide is mixed with the 2 nm Si 3 N 4 buffer layer, i.e.…”
Section: Resultsmentioning
confidence: 97%
“…The trapped charge centroid location was estimated from the transient analysis method [40][41][42][43], which transforms the V FB versus t p E/W or W/E transitions to a J TRANS versus E TO relationship. J TRANS is the transient current which develops during the W/E or the E/W transition and it is given by:…”
Section: Transient Analysis Methodsmentioning
confidence: 99%