2021 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW) 2021
DOI: 10.1109/ipdpsw52791.2021.00025
|View full text |Cite
|
Sign up to set email alerts
|

Exploring a Layer-based Pre-implemented Flow for Mapping CNN on FPGA

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2023
2023

Publication Types

Select...
4

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 14 publications
0
1
0
Order By: Relevance
“…Future work will investigate architectural and dataflow strategies to reduce inference time, which at present is not the metric that our toolflow prioritizes. To provide an exhaustive overview, it should be specified that the selected works for MobileNet-V1 [75], [76] are handtuned accelerators. In terms of FXP accuracy, FPG-AI outperforms the other reported works for the LeNet and NiN models.…”
Section: Comparison With Related Workmentioning
confidence: 99%
“…Future work will investigate architectural and dataflow strategies to reduce inference time, which at present is not the metric that our toolflow prioritizes. To provide an exhaustive overview, it should be specified that the selected works for MobileNet-V1 [75], [76] are handtuned accelerators. In terms of FXP accuracy, FPG-AI outperforms the other reported works for the LeNet and NiN models.…”
Section: Comparison With Related Workmentioning
confidence: 99%