2008
DOI: 10.1016/j.mee.2008.01.073
|View full text |Cite
|
Sign up to set email alerts
|

Fabrication of nanoimprint template in Si with high etch rate by non-switch DRIE process

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

1
9
0

Year Published

2008
2008
2024
2024

Publication Types

Select...
5
3

Relationship

0
8

Authors

Journals

citations
Cited by 13 publications
(10 citation statements)
references
References 8 publications
1
9
0
Order By: Relevance
“…A similar trend has been reported for silicon nanolines (although an order of magnitude greater in dimension) whereby a ratio of 5:2 C 4 F 8 :SF 6 resulted in anisotropic etching and ratios close to 1:1 C 4 F 8 :SF 6 lead to isotropic etching and destruction of the patterns. 26 Prolonged etching beyond 60 nm was limited by the 15 nm polystyrene film as the PS line is extremely thin after 60 s of silicon etching. Overall, aspect ratios of 3:1 (61 nm deep and 18 nm wide) could be created in the underlying silicon substrate with a negligible loss in critical dimension (∼3 nm) by employing TEM techniques to first establish the end point of the PMMA removal step.…”
Section: Resultsmentioning
confidence: 99%
“…A similar trend has been reported for silicon nanolines (although an order of magnitude greater in dimension) whereby a ratio of 5:2 C 4 F 8 :SF 6 resulted in anisotropic etching and ratios close to 1:1 C 4 F 8 :SF 6 lead to isotropic etching and destruction of the patterns. 26 Prolonged etching beyond 60 nm was limited by the 15 nm polystyrene film as the PS line is extremely thin after 60 s of silicon etching. Overall, aspect ratios of 3:1 (61 nm deep and 18 nm wide) could be created in the underlying silicon substrate with a negligible loss in critical dimension (∼3 nm) by employing TEM techniques to first establish the end point of the PMMA removal step.…”
Section: Resultsmentioning
confidence: 99%
“…To fabricate micro porous silicon template, the combined process of UV lithography and ICP etching were employed [30]. Firstly, the silicon wafer was spin coated using photoresist (BP212) and softly baked under 110°C for 1 min on a Spin Coater (CEE model 100CB, Brewer Science Co., USA).…”
Section: Preparation Of Micro Porous Silicon Templatementioning
confidence: 99%
“…Results and discussion 3.1. PS micro/nano pillars-aligned patterns The microporous silicon templates were fabricated by combined process of UV lithography and ICP etching [30], and the nanoporous anodic alumina templates were prepared by the so-called two-step anodic oxidation [31,32]. Their SEM top-view images are presented in Figure 1.…”
Section: Characterization and Measurementmentioning
confidence: 99%
“…Therefore, a tilt angle of the side wall is generated in DRIE process. In recent years, many studies have already been performed to realise a small tilt angle of microstructure via adjusting DRIE operational parameters, including etch cycle time, passivation cycle time, platen power, coil power, temperature of substrate cooling, and chamber pressure [8][9][10][11]. However, they involve a large number of experiments to optimise DRIE process recipes for specific structure.…”
Section: Introductionmentioning
confidence: 99%