2002
DOI: 10.1016/s0167-9317(02)00488-4
|View full text |Cite
|
Sign up to set email alerts
|

Fabrication of Si-based nanoimprint stamps with sub-20 nm features

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
25
0

Year Published

2003
2003
2018
2018

Publication Types

Select...
5
4
1

Relationship

0
10

Authors

Journals

citations
Cited by 51 publications
(25 citation statements)
references
References 6 publications
0
25
0
Order By: Relevance
“…The wafers were then spin coated (3000 rpm, 30 s) with PMMA-950 (diluted in anisol 8%) (Micro-chem corp, USA). The wafers were hard baked in oven (180 1C, 30 min), and then subjected to nanoimprinting using a silicon master stamp (made with the electron beam lithography (EBL) and lift off technique, [15,16]). The imprinting was carried out at 50 bar/180 1C (using a prototype imprinting machine: ''Nanoimprint 2,5 TOM'').…”
Section: Fabrication Of Substrata: Nanoimprinted Negative Patternmentioning
confidence: 99%
“…The wafers were then spin coated (3000 rpm, 30 s) with PMMA-950 (diluted in anisol 8%) (Micro-chem corp, USA). The wafers were hard baked in oven (180 1C, 30 min), and then subjected to nanoimprinting using a silicon master stamp (made with the electron beam lithography (EBL) and lift off technique, [15,16]). The imprinting was carried out at 50 bar/180 1C (using a prototype imprinting machine: ''Nanoimprint 2,5 TOM'').…”
Section: Fabrication Of Substrata: Nanoimprinted Negative Patternmentioning
confidence: 99%
“…The first route includes conventional photolithography, electron beam lithography (EBL) [9] and focused ion beam lithography (FIBL) [10] followed by plasma etching [11][12][13]. Y. C. Chan [14] fabricated silicon pillars as small as 300 nm in feature size with an aspect-ratio higher than 50 by deep reactive ion etching (DRIE).…”
Section: Introductionmentioning
confidence: 99%
“…100 nm). Electron Beam Lithography (EBL) results to be one of the most used technique for obtaining nanostructures down to sub 10nm, using different strategies such e-resist development processed with cold developers (4−10 • C) or through a double layer resist system consisted in a 15 nm thick Chromium mask [1,2,3].…”
Section: Introductionmentioning
confidence: 99%