72nd EAGE Conference and Exhibition Incorporating SPE EUROPEC 2010 2010
DOI: 10.3997/2214-4609.201400929
|View full text |Cite
|
Sign up to set email alerts
|

Fast 3D ZO CRS Stack – An FPGA Implementation of an Optimization Based on the Simultaneous Estimate of Eight Parameters

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
7
0
7

Year Published

2011
2011
2020
2020

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 10 publications
(14 citation statements)
references
References 0 publications
0
7
0
7
Order By: Relevance
“…The final implementation gives a speedup of approximately 230x compared to a single core for land datasets and 190x for marine datasets [5], approximately 30x greater performance/W.…”
Section: Crs Seismic Trace Stackingmentioning
confidence: 98%
See 2 more Smart Citations
“…The final implementation gives a speedup of approximately 230x compared to a single core for land datasets and 190x for marine datasets [5], approximately 30x greater performance/W.…”
Section: Crs Seismic Trace Stackingmentioning
confidence: 98%
“…We have developed dataflow accelerators for a range of scientific applications in commercial use (for example: [6,4,7,5,8,3]). In this section we'll briefly discuss one example application.…”
Section: Real World Impactmentioning
confidence: 99%
See 1 more Smart Citation
“…For the current trace, the memory addresses of the data accesses are calculated for each sample-NMO velocity pair and kept in the k1 array (line [13][14][15]. en, the maximum and minimum memory address in k1 array is identi ed (line [16][17][18] and used to determine the memory range (len th) of data accesses (line 19). e data within the memory range is copied to LDM at one time through DMA operation (line 20).…”
Section: 32mentioning
confidence: 99%
“…Compared to the unoptimized OpenACC implementation, the netuning technique can obtain a signi cant speedup. In addition to the GPU, there is also research work [17] a empts to optimize seismic processing on dedicated accelerating device such as FPGA.…”
Section: Introductionmentioning
confidence: 99%