2019 International Conference on Wireless Technologies, Embedded and Intelligent Systems (WITS) 2019
DOI: 10.1109/wits.2019.8723838
|View full text |Cite
|
Sign up to set email alerts
|

Fast DSP Implementation of a Low Complexity LDPC Decoder

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2022
2022

Publication Types

Select...
2
1

Relationship

1
2

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 7 publications
0
1
0
Order By: Relevance
“…The soft-decision algorithms calculate the extrinsic log likelihood ratio (LLRs) to evaluate the reliability of received messages ( n), these methods achieve the best bit error rate (BER) performances [7]- [9], but these iterative decoding algorithms require large number of arithmetic operations; and can introduce prohibitive delays for very high-speed transmissions where latency plays an important role. Alternatively, for harddecision algorithms (or bit flipping algorithms) the decoding time can be strongly reduced with some relative loss in performances [10].…”
Section: Introductionmentioning
confidence: 99%
“…The soft-decision algorithms calculate the extrinsic log likelihood ratio (LLRs) to evaluate the reliability of received messages ( n), these methods achieve the best bit error rate (BER) performances [7]- [9], but these iterative decoding algorithms require large number of arithmetic operations; and can introduce prohibitive delays for very high-speed transmissions where latency plays an important role. Alternatively, for harddecision algorithms (or bit flipping algorithms) the decoding time can be strongly reduced with some relative loss in performances [10].…”
Section: Introductionmentioning
confidence: 99%