2018
DOI: 10.46586/tches.v2018.i1.1-17
|View full text |Cite
|
Sign up to set email alerts
|

Fast FPGA Implementations of Diffie-Hellman on the Kummer Surface of a Genus-2 Curve

Abstract: We present the first hardware implementations of Diffie-Hellman key exchange based on the Kummer surface of Gaudry and Schost’s genus-2 curve targeting a 128-bit security level. We describe a single-core architecture for lowlatency applications and a multi-core architecture for high-throughput applications. Synthesized on a Xilinx Zynq-7020 FPGA, our architectures perform a key exchange with lower latency and higher throughput than any other reported implementation using prime-field elliptic curves at the same… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2021
2021
2022
2022

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 12 publications
0
2
0
Order By: Relevance
“…Their implementations require a fewer number of DSP blocks compared to standard titling generated from the schoolbook multiplication algorithm. Accordingly, [20] and [32] use this technique for their multiplier construction of the SIKE accelerator and Diffie-Hellman key exchange based on the Kummer surface, respectively. Compared to the non-standard tiling technique, our work requires less DSP utilization (e.g., for 256-bit multiplier, we achieve 31% more efficient than their work).…”
Section: Hardware Implementation Results and Comparison A Comparison ...mentioning
confidence: 99%
See 1 more Smart Citation
“…Their implementations require a fewer number of DSP blocks compared to standard titling generated from the schoolbook multiplication algorithm. Accordingly, [20] and [32] use this technique for their multiplier construction of the SIKE accelerator and Diffie-Hellman key exchange based on the Kummer surface, respectively. Compared to the non-standard tiling technique, our work requires less DSP utilization (e.g., for 256-bit multiplier, we achieve 31% more efficient than their work).…”
Section: Hardware Implementation Results and Comparison A Comparison ...mentioning
confidence: 99%
“…Compared to the non-standard tiling technique, our work requires less DSP utilization (e.g., for 256-bit multiplier, we achieve 31% more efficient than their work). In another word, we may increase the performance of [20] and [32] by only changing their multiplier circuit with ours. Furthermore, the proposed multiplier construction can be generalized for broader use in a cryptographic algorithm that employs multiplication.…”
Section: Hardware Implementation Results and Comparison A Comparison ...mentioning
confidence: 99%