2006
DOI: 10.1109/esscir.2006.307596
|View full text |Cite
|
Sign up to set email alerts
|

Fast Transient DC-DC Converter with On-Chip Compensated Error Amplifier

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
11
0

Year Published

2008
2008
2017
2017

Publication Types

Select...
7

Relationship

1
6

Authors

Journals

citations
Cited by 23 publications
(11 citation statements)
references
References 14 publications
0
11
0
Order By: Relevance
“…However, the circuit complexity, output ripple, and noise issue are not effectively treated at the same time [6]- [9]. For high-switching operation, it is important to carefully consider the specifications at the same time since the performance of the power converter will be deteriorated and the load current range will be limited [10], [11]. Furthermore, in the current-mode control, high-switching frequency decreases system accuracy due to limited response time of the inductor current sensor [12]- [14].…”
Section: Introductionmentioning
confidence: 99%
“…However, the circuit complexity, output ripple, and noise issue are not effectively treated at the same time [6]- [9]. For high-switching operation, it is important to carefully consider the specifications at the same time since the performance of the power converter will be deteriorated and the load current range will be limited [10], [11]. Furthermore, in the current-mode control, high-switching frequency decreases system accuracy due to limited response time of the inductor current sensor [12]- [14].…”
Section: Introductionmentioning
confidence: 99%
“…The voltage feedback loop -constituted of R FB1 , R FB2 in Figure 17 -must be compensated to provide stability margin, and to minimise the output voltage overshoot and undershoot response to line and load transients (Huang et al 2006). In the novel proposed PWM control circuit, a Type III error amplifier compensation network is used.…”
Section: Error Amplifiermentioning
confidence: 99%
“…This reduces the gate capacity, and therefore the gatecharge losses, when the DC-DC converter supplies the load with only a fraction of the nominal output current (e.g., when the mobile system is in standby mode). This concept was first proposed as a discrete dual-gate MOSFET [3], and recently integrated in complex CMOS DC-DC converters [4,5]. Other methods for improving the light load conversion efficiency in DC-DC converters operating at constant switching frequencies have been investigated in literature (e.g., dynamic voltage scaling of the gate-drive voltage), but DWC has not shown its limits yet for improving the light-load power conversion efficiency [6].…”
Section: Introductionmentioning
confidence: 99%